Information: Join today and make your research activities more affordable! Technical workshop participation fees and annual registration fees are available at member rates.
Notice: [Important] Announcement of Changes to Registration Fee Payment and Manuscript Upload Procedures for IEICE Technical Meetings
IEICE Technical Committee Submission System
Conference Paper's Information		 Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2022-03-08 13:00
Implementation Evaluation of Glitch PUF Using a Low-Latency Cryptography MANTIS
Kosuke Hamaguchi, Shu Takemoto, Yusuke Nozaki, Masaya Yoshikawa (Meijo Univ.) VLD2021-96 HWS2021-73
Abstract (in Japanese) (See Japanese page) 
(in English) This paper proposes a low-latency cipher MANTIS based PUF which uses signal glitch during encryption. The security level of the proposed PUF against related-key attack is superior to that of a previous Glitch PUF which is based on light-weight block cipher PRINCE. Experiments evaluate not only implementation performance on FPGA as PUF's feasibility, but also tamper resistance against deep neural networks based modeling attack.
Keyword (in Japanese) (See Japanese page) 
(in English) Hardware Security / Lightweight Block Cipher / Physically Unclonable Function / MANTIS / / / /  
Reference Info. IEICE Tech. Rep., vol. 121, no. 413, HWS2021-73, pp. 111-116, March 2022.
Paper # HWS2021-73 
Date of Issue 2022-02-28 (VLD, HWS) 
ISSN Online edition: ISSN 2432-6380
Copyright
and
reproduction		 All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF VLD2021-96 HWS2021-73

Conference Information
Committee VLD HWS  
Conference Date 2022-03-07 - 2022-03-08 
Place (in Japanese) (See Japanese page) 
Place (in English) Online 
Topics (in Japanese) (See Japanese page) 
Topics (in English) Design Technology for System-on-Silicon, Hardware Security, etc. 
Paper Information
Registration To HWS 
Conference Code 2022-03-VLD-HWS 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Implementation Evaluation of Glitch PUF Using a Low-Latency Cryptography MANTIS 
Sub Title (in English)  
Keyword(1) Hardware Security  
Keyword(2) Lightweight Block Cipher  
Keyword(3) Physically Unclonable Function  
Keyword(4) MANTIS  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Kosuke Hamaguchi  
1st Author's Affiliation Meijo Unversity (Meijo Univ.)
2nd Author's Name Shu Takemoto  
2nd Author's Affiliation Meijo Unversity (Meijo Univ.)
3rd Author's Name Yusuke Nozaki  
3rd Author's Affiliation Meijo Unversity (Meijo Univ.)
4th Author's Name Masaya Yoshikawa  
4th Author's Affiliation Meijo Unversity (Meijo Univ.)
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
21st Author's Name  
21st Author's Affiliation ()
22nd Author's Name  
22nd Author's Affiliation ()
23rd Author's Name  
23rd Author's Affiliation ()
24th Author's Name  
24th Author's Affiliation ()
25th Author's Name  
25th Author's Affiliation ()
26th Author's Name / /
26th Author's Affiliation ()
()
27th Author's Name / /
27th Author's Affiliation ()
()
28th Author's Name / /
28th Author's Affiliation ()
()
29th Author's Name / /
29th Author's Affiliation ()
()
30th Author's Name / /
30th Author's Affiliation ()
()
31st Author's Name / /
31st Author's Affiliation ()
()
32nd Author's Name / /
32nd Author's Affiliation ()
()
33rd Author's Name / /
33rd Author's Affiliation ()
()
34th Author's Name / /
34th Author's Affiliation ()
()
35th Author's Name / /
35th Author's Affiliation ()
()
36th Author's Name / /
36th Author's Affiliation ()
()
Speaker Author-1 
Date Time 2022-03-08 13:00:00 
Presentation Time 25 minutes 
Registration for HWS 
Paper # VLD2021-96, HWS2021-73 
Volume (vol) vol.121 
Number (no) no.412(VLD), no.413(HWS) 
Page pp.111-116 
#Pages 6 
Date of Issue 2022-02-28 (VLD, HWS) 

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan