IEICE Technical Committee Submission System
Conference Paper's Information
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2023-03-01 13:25
Programmable Binary Hyperdimensional Computing Accelerator for Low Power Devices
Yuya Isaka (NAIST), Nau Sakaguchi (SJSU), Michiko Inoue (NAIST), Michihiro Shintani (KIT) VLD2022-76 HWS2022-47
Abstract (in Japanese) (See Japanese page) 
(in English) Hyperdimensional computing (HDC) can perform various cognitive tasks efficiently by mapping data to hyperdimensional vectors consisting of thousands to tens of thousands of dimensions. On the other hand, since the main operations of HDC, Bind, Permutation and Bound, require several cycles in the computing unit, it is not necessarily efficient to perform HDC on CPU platform. In this paper, we propose a programmable accelerator specialized for HDC. Our accelerator can execute various tasks at high speed and with low power consumption by cooperating with the CPU. Furthermore, by making it possible to freely select three operations per cycle, our accelerator enables to support any HDC encoding method. Through evaluation experiments with the ARM-v7 processor, we show that the above operations can be accelerated by a maximum of 169 times. We also confirmed that our accelerator can improve the energy-delay product up to 13,469 times in the training of handwritten character recognition task.
Keyword (in Japanese) (See Japanese page) 
(in English) Hyperdimensional Computing / Hardware accelerator / Domain-specific architecture / / / / /  
Reference Info. IEICE Tech. Rep., vol. 122, no. 402, VLD2022-76, pp. 19-24, March 2023.
Paper # VLD2022-76 
Date of Issue 2023-02-22 (VLD, HWS) 
ISSN Online edition: ISSN 2432-6380
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF VLD2022-76 HWS2022-47

Conference Information
Committee HWS VLD  
Conference Date 2023-03-01 - 2023-03-04 
Place (in Japanese) (See Japanese page) 
Place (in English)  
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To VLD 
Conference Code 2023-03-HWS-VLD 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Programmable Binary Hyperdimensional Computing Accelerator for Low Power Devices 
Sub Title (in English)  
Keyword(1) Hyperdimensional Computing  
Keyword(2) Hardware accelerator  
Keyword(3) Domain-specific architecture  
Keyword(4)  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Yuya Isaka  
1st Author's Affiliation Nara Institute of Science and Technology (NAIST)
2nd Author's Name Nau Sakaguchi  
2nd Author's Affiliation San Jose State University (SJSU)
3rd Author's Name Michiko Inoue  
3rd Author's Affiliation Nara Institute of Science and Technology (NAIST)
4th Author's Name Michihiro Shintani  
4th Author's Affiliation Kyoto Institute of Technology (KIT)
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
Speaker Author-1 
Date Time 2023-03-01 13:25:00 
Presentation Time 25 minutes 
Registration for VLD 
Paper # VLD2022-76, HWS2022-47 
Volume (vol) vol.122 
Number (no) no.402(VLD), no.403(HWS) 
Page pp.19-24 
#Pages
Date of Issue 2023-02-22 (VLD, HWS) 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan