Information: Join today and make your research activities more affordable! Technical workshop participation fees and annual registration fees are available at member rates.
Notice: [Important] Announcement of Changes to Registration Fee Payment and Manuscript Upload Procedures for IEICE Technical Meetings
IEICE Technical Committee Submission System
Conference Paper's Information		 Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2023-08-08 15:15
Design and Implementation of Neuron Circuit Using Adiabatic Quantum-Flux-Parametron Logic
Tomoharu Yamauchi, Hao San (Tokyo City Univ.), Naoki Takeuchi (AIST/Yokohama National Univ.), Nobuyuki Yoshikawa (Yokohama National Univ.), Olivia Chen (Tokyo City Univ.) SCE2023-11
Abstract (in Japanese) (See Japanese page) 
(in English) Adiabatic quantum-flux-parametron (AQFP) logic is a promising technology for future energy-efficient，high performance information processing systems. It is a low power dissipation circuits in superconducting digital circuits．In this paper，we proposed a binary neural network (BNN) to achieve low power dissipation and small area, and designed and implemented a neuron circuit that introduces analog operations using magnetic coupling-based confluence. To effectively solve the memory problem in neural networks using superconducting integrated circuits. As an operational demonstration, we designed and implemented 4, 8 and 16 input neuron circuits using AIST $mathrm{10,kA/cm^2}$ 4-layer Nb process，and confirmed their operation from low-speed measurements at $mathrm{100,kHz}$.
Keyword (in Japanese) (See Japanese page) 
(in English) adiabatic logic / superconducting digital circuits / AQFP / binary neural network / / / /  
Reference Info. IEICE Tech. Rep., vol. 123, no. 153, SCE2023-11, pp. 53-57, Aug. 2023.
Paper # SCE2023-11 
Date of Issue 2023-08-01 (SCE) 
ISSN Online edition: ISSN 2432-6380
Copyright
and
reproduction		 All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF SCE2023-11

Conference Information
Committee SCE  
Conference Date 2023-08-08 - 2023-08-08 
Place (in Japanese) (See Japanese page) 
Place (in English) Yokohama National Univ. 
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To SCE 
Conference Code 2023-08-SCE 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Design and Implementation of Neuron Circuit Using Adiabatic Quantum-Flux-Parametron Logic 
Sub Title (in English)  
Keyword(1) adiabatic logic  
Keyword(2) superconducting digital circuits  
Keyword(3) AQFP  
Keyword(4) binary neural network  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Tomoharu Yamauchi  
1st Author's Affiliation Tokyo City University (Tokyo City Univ.)
2nd Author's Name Hao San  
2nd Author's Affiliation Tokyo City University (Tokyo City Univ.)
3rd Author's Name Naoki Takeuchi  
3rd Author's Affiliation National Institute of Advanced Industrial Science and Technology/Yokohama National University (AIST/Yokohama National Univ.)
4th Author's Name Nobuyuki Yoshikawa  
4th Author's Affiliation Yokohama National University (Yokohama National Univ.)
5th Author's Name Olivia Chen  
5th Author's Affiliation Tokyo City University (Tokyo City Univ.)
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
21st Author's Name  
21st Author's Affiliation ()
22nd Author's Name  
22nd Author's Affiliation ()
23rd Author's Name  
23rd Author's Affiliation ()
24th Author's Name  
24th Author's Affiliation ()
25th Author's Name  
25th Author's Affiliation ()
26th Author's Name / /
26th Author's Affiliation ()
()
27th Author's Name / /
27th Author's Affiliation ()
()
28th Author's Name / /
28th Author's Affiliation ()
()
29th Author's Name / /
29th Author's Affiliation ()
()
30th Author's Name / /
30th Author's Affiliation ()
()
31st Author's Name / /
31st Author's Affiliation ()
()
32nd Author's Name / /
32nd Author's Affiliation ()
()
33rd Author's Name / /
33rd Author's Affiliation ()
()
34th Author's Name / /
34th Author's Affiliation ()
()
35th Author's Name / /
35th Author's Affiliation ()
()
36th Author's Name / /
36th Author's Affiliation ()
()
Speaker Author-1 
Date Time 2023-08-08 15:15:00 
Presentation Time 25 minutes 
Registration for SCE 
Paper # SCE2023-11 
Volume (vol) vol.123 
Number (no) no.153 
Page pp.53-57 
#Pages 5 
Date of Issue 2023-08-01 (SCE) 

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan