Information: Join today and make your research activities more affordable! Technical workshop participation fees and annual registration fees are available at member rates.
Notice: [Important] Announcement of Changes to Registration Fee Payment and Manuscript Upload Procedures for IEICE Technical Meetings
IEICE Technical Committee Submission System
Conference Paper's Information		 Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

Paper Abstract and Keywords
Presentation 2026-06-12 10:20
Improving accuracy (multi-bit interaction) system using a scalable fully coupled Ising machine structure
Takayuki Kawahara (TUS) CAS2026-17 VLD2026-17 MSS2026-17
Abstract (in Japanese) (See Japanese page) 
(in English) This report proposes, implements, and evaluates a novel Ising‑machine architecture, the Dual Scalable Annealing Processing System (DSAPS), which simultaneously scales the number of spins (capacity) and the bit‑width of interactions (precision). DSAPS integrates a high‑capacity structure that expands spin count with a high‑precision structure that partitions interaction bits and recombines them via bit‑shifts and additions, enabling direct mapping of combinatorial optimization problems onto a fully connected Ising model while balancing problem size and solution accuracy. The system was implemented on a single board containing thirty‑six 22 nm CMOS Achips (each handling 512 spins and 4‑bit interactions) and one control FPGA, realizing: DSAPS #1: 2048 spins with 10‑bit interactions, DSAPS #2: 1024 spins with 37‑bit interactions. Evaluation on scaled MAX‑CUT and 0‑1 knapsack instances demonstrated solution accuracy exceeding 99% relative to known best solutions, confirming the practicality of multi‑bit interaction synthesis. DSAPS therefore offers a promising ASIC‑based, low‑power, high‑throughput edge computing platform for complex real‑world combinatorial optimization.
Keyword (in Japanese) (See Japanese page) 
(in English) Fully coupled Ising machine / high precision / interaction / 22nm CMOS / / / /  
Reference Info. IEICE Tech. Rep., vol. 126, no. 63, CAS2026-17, pp. 91-96, June 2026.
Paper # CAS2026-17 
Date of Issue 2026-06-04 (CAS, VLD, MSS) 
ISSN Online edition: ISSN 2432-6380
Copyright
and
reproduction		 All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
Download PDF CAS2026-17 VLD2026-17 MSS2026-17

Conference Information
Committee MSS CAS VLD  
Conference Date 2026-06-11 - 2026-06-12 
Place (in Japanese) (See Japanese page) 
Place (in English)  
Topics (in Japanese) (See Japanese page) 
Topics (in English)  
Paper Information
Registration To CAS 
Conference Code 2026-06-MSS-CAS-VLD 
Language Japanese 
Title (in Japanese) (See Japanese page) 
Sub Title (in Japanese) (See Japanese page) 
Title (in English) Improving accuracy (multi-bit interaction) system using a scalable fully coupled Ising machine structure 
Sub Title (in English)  
Keyword(1) Fully coupled Ising machine  
Keyword(2) high precision  
Keyword(3) interaction  
Keyword(4) 22nm CMOS  
Keyword(5)  
Keyword(6)  
Keyword(7)  
Keyword(8)  
1st Author's Name Takayuki Kawahara  
1st Author's Affiliation Tokyo University of Science (TUS)
2nd Author's Name  
2nd Author's Affiliation ()
3rd Author's Name  
3rd Author's Affiliation ()
4th Author's Name  
4th Author's Affiliation ()
5th Author's Name  
5th Author's Affiliation ()
6th Author's Name  
6th Author's Affiliation ()
7th Author's Name  
7th Author's Affiliation ()
8th Author's Name  
8th Author's Affiliation ()
9th Author's Name  
9th Author's Affiliation ()
10th Author's Name  
10th Author's Affiliation ()
11th Author's Name  
11th Author's Affiliation ()
12th Author's Name  
12th Author's Affiliation ()
13th Author's Name  
13th Author's Affiliation ()
14th Author's Name  
14th Author's Affiliation ()
15th Author's Name  
15th Author's Affiliation ()
16th Author's Name  
16th Author's Affiliation ()
17th Author's Name  
17th Author's Affiliation ()
18th Author's Name  
18th Author's Affiliation ()
19th Author's Name  
19th Author's Affiliation ()
20th Author's Name  
20th Author's Affiliation ()
21st Author's Name  
21st Author's Affiliation ()
22nd Author's Name  
22nd Author's Affiliation ()
23rd Author's Name  
23rd Author's Affiliation ()
24th Author's Name  
24th Author's Affiliation ()
25th Author's Name  
25th Author's Affiliation ()
26th Author's Name / /
26th Author's Affiliation ()
()
27th Author's Name / /
27th Author's Affiliation ()
()
28th Author's Name / /
28th Author's Affiliation ()
()
29th Author's Name / /
29th Author's Affiliation ()
()
30th Author's Name / /
30th Author's Affiliation ()
()
31st Author's Name / /
31st Author's Affiliation ()
()
32nd Author's Name / /
32nd Author's Affiliation ()
()
33rd Author's Name / /
33rd Author's Affiliation ()
()
34th Author's Name / /
34th Author's Affiliation ()
()
35th Author's Name / /
35th Author's Affiliation ()
()
36th Author's Name / /
36th Author's Affiliation ()
()
Speaker Author-1 
Date Time 2026-06-12 10:20:00 
Presentation Time 25 minutes 
Registration for CAS 
Paper # CAS2026-17, VLD2026-17, MSS2026-17 
Volume (vol) vol.126 
Number (no) no.63(CAS), no.64(VLD), no.65(MSS) 
Page pp.91-96 
#Pages 6 
Date of Issue 2026-06-04 (CAS, VLD, MSS) 

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan