IEICE Technical Committee Submission System
Advance Program
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top  Go Back   Prev NC Conf / Next NC Conf [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 

Technical Committee on Neurocomputing (NC) [schedule] [select]
Chair Kou Sakai (Univ. of Tsukuba)
Vice Chair Masato Okada (Univ. of Tokyo)
Secretary Koichiro Yamauchi (Chubu Univ.), Akitoshi Hanazawa (Kyushu Inst. of Tech.)
Assistant Yutaka Sakai (Tamagawa Univ.), Ken-ichiro Miura (Kyoto Univ.)

Conference Date Sat, Oct 23, 2010 10:55 - 17:15
Topics Implementation and Systemization of Neurocomputing 
Conference Place Wakamatsu Campus, Kyushu Institute of Technology 
Address 2-4, Hibikino, Wakamatsu-ku, Kitakyushu-shi, 808-0196 Japan
Transportation Guide JR Orio Station, 15 min by Bus or 10 min by Taxi
Akitoshi Hanazawa
Sponsors This conference is co-sponsored by Japanese Neural Network Society and IEEE Computational Intelligence Society Japan Chapter.
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

Sat, Oct 23 AM 
10:55 - 12:20
(1) 10:55-11:20 The suppression of carbachol-induced beta oscillation in hippocampal slices obtained from the rat in light phase NC2010-42 Hiroki Nakatsuka, Kiyohisa Natsume (KIT)
  11:20-11:30 Break ( 10 min. )
(2) 11:30-11:55 Analysis of XY model with mexican-hat interaction on a circle NC2010-43 Tomoyuki Kimoto (Oita National Col. of Tech.), Tatsuya Uezu (Nara Women's Univ.), Masato Okada (Univ. of Tokyo/RIKEN)
(3) 11:55-12:20 A neural network model for multiple 3D object recognition NC2010-44 Yasuaki Higuchi, Nobuhiko Asakura, Toshio Inui (Kyoto Univ.)
  12:20-13:30 Break ( 70 min. )
Sat, Oct 23 PM 
13:30 - 17:15
(4) 13:30-14:20 [Invited Talk]
Experimental platform of brain-based robots toward human-robot real-time interactions NC2010-45
Hiroaki Wagatsuma (KIT)
  14:20-14:30 Break ( 10 min. )
(5) 14:30-14:55 A ReRAM-based Analog Synaptic Device exhibiting Spike-Timing-Dependent Plasticity NC2010-46 Nobuo Akou, Tetsuya Asai (Hokkaido Univ.), Takeshi Yanagida, Tomoji Kawai (Osaka Univ.), Yoshihito Amemiya (Hokkaido Univ.)
(6) 14:55-15:20 State Machine design in Pulse Logic circuit by using Closed-loops NC2010-47 Yusaku Yamazaki, Keiichi Nagai, Masatoshi Sekine (TAT)
(7) 15:20-15:45 Parametric control in a region-based coupled MRF model for coarse image region segmentation towards its VLSI implementation NC2010-48 Haichao Liang, Kenji Matsuzaka, Kazuki Nakada (Kyushu Inst of Tech), Masato Okada (Univ. of Tokyo/RIKEN), Takashi Morie (Kyushu Inst of Tech)
  15:45-16:00 Break ( 15 min. )
(8) 16:00-16:25 A FPGA-based two-dimensional neuron model and its bifurcation NC2010-49 Katsumi Tateno (Kyutech)
(9) 16:25-16:50 GPU Implementation of Neocognitron NC2010-50 Takeharu Yoshizuka (KSU), Hiroyuki Miyamoto (KIT)
(10) 16:50-17:15 Real-Time Joint Implementation of Motion and Disparity Energy Models through GPGPU Acceleration NC2010-51 Akitoshi Hanazawa (KIT)

Announcement for Speakers
General TalkEach speech will have 20 minutes for presentation and 5 minutes for discussion.

Contact Address and Latest Schedule Information
NC Technical Committee on Neurocomputing (NC)   [Latest Schedule]
Contact Address Akitoshi Hanazawa bink 

Last modified: 2010-10-01 15:27:27

Notification: Mail addresses are partially hidden against SPAM.

[Download Paper's Information (in Japanese)] <-- Press download button after click here.
[Cover and Index of IEICE Technical Report by Issue]

[Presentation and Participation FAQ] (in Japanese)

[Return to NC Schedule Page]   /  
 Go Top  Go Back   Prev NC Conf / Next NC Conf [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 

[Return to Top Page]

[Return to IEICE Web Page]

The Institute of Electronics, Information and Communication Engineers (IEICE), Japan