|
|
All Technical Committee Conferences (Searched in: All Years)
|
|
Search Results: Conference Papers |
Conference Papers (Available on Advance Programs) (Sort by: Date Descending) |
|
Committee |
Date Time |
Place |
Paper Title / Authors |
Abstract |
Paper # |
ICD, SDM |
2009-07-16 14:00 |
Tokyo |
Tokyo Institute of Technology |
A 60pJ, 3-Clock Rising Time, VTH Loss Compensated Word-line Booster Circuit for 0.5V Power Supply Embedded/Discrete DRAMs Shuhei Tanakamaru, Ken Takeuchi (Univ. of Tokyo) SDM2009-103 ICD2009-19 |
A low power high-speed word-line booster is proposed for 0.5V operation DRAM. Word-line booster is composed of stand-by ... [more] |
SDM2009-103 ICD2009-19 pp.33-38 |
|
|
|
Copyright and reproduction :
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
|
[Return to Top Page]
[Return to IEICE Web Page]
|