IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 7 of 7  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
CAS, SIP, MSS, VLD, SIS [detail] 2014-07-10
13:30
Hokkaido Hokkaido University Comparison Between Latency Insertion Method (LIM) and Relaxation Method in Thermal Analysis
Kazuki Sakamoto, Tadatoshi Sekine, Hideki Asai (Shizuoka Univ.) CAS2014-28 VLD2014-37 SIP2014-49 MSS2014-28 SIS2014-28
This report makes a comparison of effectiveness between the latency insertion method (LIM) and a relaxation method for t... [more] CAS2014-28 VLD2014-37 SIP2014-49 MSS2014-28 SIS2014-28
pp.147-152
CAS, NLP 2013-09-26
12:40
Gifu Satellite Campus, Gifu University Efficient Transient Analysis of 3-D Stacked On-Chip Power Distribution Network with Power/Ground Through Silicon Vias by Using Block Latency Insertion Method
Daisei Nagata, Tadatoshi Sekine, Hideki Asai (Shizuoka Univ.) CAS2013-36 NLP2013-48
In this report, we apply the block latency insertion method (block-LIM) to the transient analysis of on-chip power distr... [more] CAS2013-36 NLP2013-48
pp.1-6
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]
2012-11-28
13:00
Fukuoka Centennial Hall Kyushu University School of Medicine The Fast Transient Analysis of The Power Distribution Network Modeled by Unstructured Meshes by Using Locally Implicit Latency Insertion Method (LIM)
Shingo Okada, Tadatoshi Sekine, Hideki Asai (Shizuoka Univ.) VLD2012-96 DC2012-62
This paper describes a locally implicit latency insertion method (LILIM), which is suitable for the fast simulation of a... [more] VLD2012-96 DC2012-62
pp.213-218
CAS, NLP 2011-10-20
13:30
Shizuoka Shizuoka Univ. Fast Circuit Simulation Based on Improved Latency Insertion Method with Predictor-Corrector Method
Hiroki Kurobe, Tadatoshi Sekine, Hideki Asai (Shizuoka Univ.) CAS2011-39 NLP2011-66
This report describes an improved latency insertion method (LIM) with predictor-corrector method for the fast transient ... [more] CAS2011-39 NLP2011-66
pp.37-42
CAS, MSS, VLD, SIP 2010-06-21
09:25
Hokkaido Kitami Institute of Technology High-speed Transient Simulation of Power Distribution Network Based on ADE-LIM
Hiroki Kurobe, Tadatoshi Sekine, Hideki Asai (Shizuoka Univ.) CAS2010-2 VLD2010-12 SIP2010-23 CST2010-2
An analysis of power distribution network is emphasized to supply stable power to a printed circuit board and packages i... [more] CAS2010-2 VLD2010-12 SIP2010-23 CST2010-2
pp.7-12
MSS, CAS 2009-11-26
14:20
Aichi Nagoya University Parallel-Distributed Block Latency Insertion Method (Block-LIM) for Fast Transient Simulation of Tightly Coupled Transmission Lines
Yuta Inoue, Tadatoshi Sekine, Hideki Asai (Shizuoka Univ.) CAS2009-49 CST2009-22
Latency Insertion Method (LIM) is one of the techniques for fast transient analysis of linear circuit which is much fast... [more] CAS2009-49 CST2009-22
pp.25-30
CAS, NLP 2009-09-24
13:50
Hiroshima Hiroshima Univ. Higashi Senda Campus Fast Circuit Simulation Based on GPGPU-LIM and Its Estimation
Yuta Inoue, Tadatoshi Sekine, Hideki Asai (Shizuoka Univ.) CAS2009-30 NLP2009-66
With the progress of high-density integration technology of the circuits, a variety of signal and power integrity proble... [more] CAS2009-30 NLP2009-66
pp.37-42
 Results 1 - 7 of 7  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan