IEICE Technical Committee Submission System
Conference Schedule		 Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 4 of 4  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
SCE 2008-10-30
15:15		 Ibaraki AIST Design and test of memory system in the SFQ-FFT processor
Kazuhiro Taketomi, Yuki Yamanashi, Heejoung Park, Nobuyuki Yoshikawa (YNU) SCE2008-28		 The fast Fourier transform is the algorithm which transfer the function in the time domain into the frequency domain. It... [more] SCE2008-28
pp.35-38
SCE 2008-01-25
15:45		 Tokyo Kikai-Shinko-Kaikan Bldg. Design and implementation of the SFQ half-precision floating point adder
Heejoung Park, Yuki Yamanashi, Kazuhiro Taketomi, Nobuyuki Yoshikawa (Yokohama National Univ.), Masamitsu Tanaka, Koji Obata, Yuki Itou, Akira Fujimaki, Naofumi Takagi, Kazuyoshi Takagi (Nagoya Univ.) 		A new project was started to develop a large-scale reconfigurable data-path (LSRDP) based on the single-flux-quantum (SF... [more] SCE2007-31
pp.35-40
SCE 2008-01-25
16:10		 Tokyo Kikai-Shinko-Kaikan Bldg. Design and Implementation of SFQ Half-precision Floating Point Multiplier
Hiroshi Hara (Yokohama Nat Univ.), Koji Obata (Nagoya Univ.), Heejoung Park, Yuki Yamanashi, Kazuhiro Taketomi, Nobuyuki Yoshikawa (Yokohama Nat Univ.), Masamitsu Tanaka, Yuki Itou, Akira Fujimaki, Naofumi Takagi, Kazuyoshi Takagi (Nagoya Univ.) 		We are developing a large-scale reconfigurable data path (LSRDP) using single-flux-quantum circuits as a fundamental tec... [more] SCE2007-32
pp.41-45
SCE 2007-01-26
11:20		 Tokyo SRL Development of pipelined bit-serial single-flux-quantum microprocessors
Masamitsu Tanaka (Nagoya Univ.), Yuki Yamanashi (Yokohama National Univ.), Naoki Irie (Nagoya Univ.), Heejoung Park (Yokohama National Univ.), Shingo Iwasaki (Nagoya Univ.), Kazuhiro Taketomi (Yokohama National Univ.), Akira Fujimaki (Nagoya Univ.), Nobuyuki Yoshikawa (Yokohama National Univ.), Hirotaka Terai (NICT), Shinichi Yorozu (NEC) 		A pipelined single-flux-quantum microprocessor, called CORE1$\beta$ has been designed and its perfect operations have be... [more] SCE2006-33
pp.19-24
 Results 1 - 4 of 4  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan