|
|
All Technical Committee Conferences (Searched in: All Years)
|
|
Search Results: Conference Papers |
Conference Papers (Available on Advance Programs) (Sort by: Date Descending) |
|
Committee |
Date Time |
Place |
Paper Title / Authors |
Abstract |
Paper # |
RECONF, VLD, CPSY, IPSJ-ARC, IPSJ-SLDM [detail] |
2022-01-24 14:50 |
Online |
Online |
Implementation of a RISC-V SMT Core in Virtual Engine Architecture Hidetaro Tanaka, Tomoaki Tanaka, Keita Nagaoka, Ryosuke Higashi (TUAT), Tsutomu Sekibe, Shuichi Takada (ArchiTek), Hironori Nakajo (TUAT) VLD2021-57 CPSY2021-26 RECONF2021-65 |
The RISC-V core which supports simultaneous multithreading (SMT) on a heterogeneous virtual engine architecture has been... [more] |
VLD2021-57 CPSY2021-26 RECONF2021-65 pp.43-48 |
SCE |
2009-10-20 15:20 |
Tokyo |
Kikai-Shinko-Kaikan Bldg. |
Analysis of gray zone in QOSs Shigeyuki Miyajima, Yosuke Higashi, Isao Nakanishi, Akira Fujimaki (Nagoya Univ.) SCE2009-22 |
We describe the analysis of gray zone in QOS (Quasi-One-junction SQUID) working as a 1-bit comparator. However we have a... [more] |
SCE2009-22 pp.31-35 |
SCE |
2009-10-20 15:45 |
Tokyo |
Kikai-Shinko-Kaikan Bldg. |
Development of SFQ circuit for compact neutron detector Isao Nakanishi, Shigeyuki Miyajima, Yosuke Higashi, Akira Fujimaki (Nagoya Univ.) SCE2009-23 |
We have demonstrated an SFQ signal processor prototype composed of quasi-one-junction SQUID (QOS) comparators, time-to-d... [more] |
SCE2009-23 pp.37-39 |
|
|
|
Copyright and reproduction :
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
|
[Return to Top Page]
[Return to IEICE Web Page]
|