IEICE Technical Committee Submission System
Conference Schedule		 Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 5 of 5  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
VLD, HWS
(Joint)		 2018-02-28
16:55		 Okinawa Okinawa Seinen Kaikan Reliability Evaluation of Mixed Error Correction Scheme for Soft-Error Tolerant Datapaths
Junghoon Oh, Mineo Kaneko (JAIST) VLD2017-102		 Among several problems with miniaturization of LSIs, soft-errors are one of serious problems to make reliability worse. ... [more] VLD2017-102
pp.79-84
VLD 2017-03-03
13:25		 Okinawa Okinawa Seinen Kaikan Effect on the Chip Area of Component Adjacency Constraint for Soft-Error Tolerant Datapaths
Junghoon Oh, Mineo Kaneko (JAIST) VLD2016-129		 Due to the downsizing of VLSI, reliability issues caused by soft-errors have become more explicit. Several studies in sy... [more] VLD2016-129
pp.151-156
VLD 2016-02-29
15:50		 Okinawa Okinawa Seinen Kaikan ILP Based Synthesis of Soft-Error Tolerant Datapaths Considering Adjacency Constraint between Components
Junghoon Oh, Mineo Kaneko (JAIST) VLD2015-116		 As the device size decreases, the reliability degradation due to soft-errors is becoming one of the serious issues in VL... [more] VLD2015-116
pp.31-36
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]		 2015-12-03
10:10		 Nagasaki Nagasaki Kinro Fukushi Kaikan An Approach to Soft-Error Tolerant Datapath Synthesis Considering Adjacency Constraint between Components
Junghoon Oh, Mineo Kaneko (JAIST) VLD2015-62 DC2015-58		 As the device size decreases, the reliability degradation due to soft-errors is becoming one of the serious issues in VL... [more] VLD2015-62 DC2015-58
pp.159-164
DC, CPSY 2008-04-23
14:30		 Tokyo Tokyo Univ. Finding the Optimal Configuration of a Cascading Single-Voter TMR System
Masashi Hamamatsu, Tatsuhiro Tsuchiya, Tohru Kikuno (Osaka Univ.) CPSY2008-6 DC2008-6		 Triple modular redundancy (TMR) is a major method that is used for implementing fault tolerant systems. In TMR, a module... [more] CPSY2008-6 DC2008-6
pp.31-36
 Results 1 - 5 of 5  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan