IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 8 of 8  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
RCS, SIP, IT 2019-02-01
11:40
Osaka Osaka University Linear Permutation Polynomial Codes
Ryoichiro Yoshida, Kenta Kasai (Tokyo Tech) IT2018-63 SIP2018-93 RCS2018-270
Quasi-cyclic low-density parity-check (QC-LDPC) codes are one of the most important code classes of LDPC codes. They hav... [more] IT2018-63 SIP2018-93 RCS2018-270
pp.161-166
IT 2011-09-30
11:10
Tokyo Tokyo Institute of Technology Efficient Encoding for Quasi-Cyclic LDPC Codes with Rank Deficient Parity Check Matrices
Haruka Obata, Hironori Uchikawa (Toshiba) IT2011-29
This paper presents an efficient encoding method for quasi-cyclic low-density parity-check (QC-LDPC) codes with rank def... [more] IT2011-29
pp.35-40
ISEC, IT, WBS 2011-03-03
10:25
Osaka Osaka University Constructing Algorithms of Large-Girth LDPC Codes Based on the Shortest Paths in Tanner Graphs
Kenya Sugihara, Hideo Yoshida (Mitsubishi Electric) IT2010-79 ISEC2010-83 WBS2010-58
It is known that the error floor performance of LDPC codes depends on the girth in the underlying Tanner graphs. In this... [more] IT2010-79 ISEC2010-83 WBS2010-58
pp.69-74
IT 2010-09-22
13:30
Miyagi Tohoku Gakuin University Encoding of Linear Codes Based on the Rearrangement of Block-Triangularized Parity-Check Matrices
Tomoharu Shibuya (Sophia Univ.) IT2010-45
Efficient algorithms to solve a system of linear equations have been extensively and deeply investigated in a large numb... [more] IT2010-45
pp.69-74
RCS, AN, MoNA, SR
(Joint)
2009-03-06
09:20
Kanagawa YRP Soft-Decision Decoding of Block Codes -- A Factor-Graph Approach --
Yongmei Wei, Kambiz Homayounfar (PHYBIT) RCS2008-270
Linear block codes capable of correcting a burst of bit errors are desirable for protection of control plane data in mob... [more] RCS2008-270
pp.343-348
CS 2008-11-06
10:35
Hokkaido Hotel Tsturuga, Akan, Hokkaido A Basic Study and Evaluations of Parallelized Low-density Generator-matrices Codes
Masahiko Kitamura, Daisuke Shirai, Tatsuya Fujii (NTT) CS2008-30
This paper describes the parallelized decoding of low-density generator-matrices codes for high through rate. LDGM is a ... [more] CS2008-30
pp.31-36
CPSY 2007-12-19
14:35
Kyoto Campus Plaza Kyoto A Scheduling of Shuffled BP Decoding Considering Pipelining Delay
Kazuya Yokohari, Yoshihiro Sugaya, Hirotomo Aso (Tohoku Univ.) CPSY2007-44
Shuffled BP decoding is known as a decoding method which has good decoding performance for low-density parity-check (LDP... [more] CPSY2007-44
pp.21-26
WBS, IT, ISEC 2006-03-17
09:45
Aichi Nagoya Univ. Cyclic LDPC codes for Burst Correction
Shumei Song, Shu Lin, Khaled Abdel-Ghaffar (Univ. of California)
In recent years, low-density parity-check (LDPC) codes have been
extensively studied due to their remarkable performanc... [more]
IT2005-122 ISEC2005-179 WBS2005-136
pp.159-164
 Results 1 - 8 of 8  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan