IEICE Technical Report

Print edition: ISSN 0913-5685      Online edition: ISSN 2432-6380

Volume 118, Number 233

Superconductive Electronics

Workshop Date : 2018-10-10 - 2018-10-11 / Issue Date : 2018-10-03

[PREV] [NEXT]

[TOP] | [2015] | [2016] | [2017] | [2018] | [2019] | [2020] | [2021] | [Japanese] / [English]

[PROGRAM] [BULK PDF DOWNLOAD]


Table of contents

SCE2018-17
Readout of Pulses from a Single TES X-ray Microcalorimeter with a Microwave SQUID Multiplexer and the Readout Noise Contribution
Yuki Nakashima (ISAS/JAXA), Fuminori Hirayama, Satoshi Kohjiro, Hirotake Yamamori, Shuichi Nagasawa, Akira Sato, Tomoya Irimatsugawa (AIST), Haruka Muramatsu, Tasuku Hayashi, Noriko. Y. Yamasaki, Kazuhisa Mitsuda (ISAS/JAXA)
pp. 1 - 6

SCE2018-18
Comparison of photon-number-resolving detectors using superconducting nanowire
Hiroaki Myoren, Ryotaro Kamiya, Satoshi Denda, Makoto Terai, Masato Naruse, Tohru Taino (Saitama Univ.), Lin Kang, Jian Chen, Peiheng Wu (Nanjing Univ.)
pp. 7 - 12

SCE2018-19
Advancement of superconducting nanowire single photon detector system by means of superconducting digital signal processing
Shigehito Miki, Shigeyuki Miyajima, Masahiro Yabuno (NICT), Taro Yamashita (Nagoya Univ.), Naoki Takeuchi (YNU), Fumihiro China, Hirotaka Terai (NICT)
pp. 13 - 18

SCE2018-20
A real-time photon imager by a 64-pixel superconducting nanowire single photon detectors array
Shigeyuki Miyajima, Masahiro Yabuno (NICT), Shigehito Miki (NICT/Kobe Univ.), Hirotaka Terai (NICT)
pp. 19 - 24

SCE2018-21
Design and evaluation of superconducting nanostructured transistors for SFQ-CMOS hybrid memory
Kyosuke Sano, Kohei Maruyama, Masamitsu Tanaka (Nagoya Univ.), Taro Yamashita (Nagoya Univ./JST PRESTO), Masumi Inoue (Meijo Univ.), Akira Fujimaki (Nagoya Univ.)
pp. 25 - 30

SCE2018-22
Characteristics of superconducting resonators using a high quality Nb film
Takashi Noguchi (RIKEN/NAOJ), Agnes Dominjon, Matthias Kroug (NAOJ), Satoru Mima, Chiko Otani (RIKEN)
pp. 31 - 36

SCE2018-23
Investigation of Multi-Phase Timing Windows for Adiabatic Quantum-Flux-Parametron Logic
Christopher Ayala, Olivia Chen, Naoki Takeuchi, Yuki Yamanashi, Nobuyuki Yoshikawa (Yokohama National Univ.)
pp. 37 - 40

SCE2018-24
Area reduction of logic circuits using asymmetry AQFP gates and their demonstration
Yukihiro Okuma, Yuki Yamanashi, Nobuyuki Yoshikawa (Yokohama Natl. Univ.)
pp. 41 - 45

Note: Each article is a technical report without peer review, and its polished version will be published elsewhere.


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan