Paper Abstract and Keywords |
Presentation |
2016-10-26 16:10
[Invited Talk]
Ultralow-Voltage Operation of Silicon-on-Thin-BOX (SOTB) 2Mbit SRAM Down to 0.37 V Utilizing Adaptive Back Bias Yoshiki Yamamoto, Hideki Makiyama, Takumi Hasegawa, Shinobu Okanishi, Keiichi Maekawa, Shinkawata Hiroki, Shiro Kamohara, Yasuo Yamaguchi (Renesas), Nobuyuki Sugii (Hitachi), Tomoko Mizutani, Toshiro Hiramoro (UT) SDM2016-72 Link to ES Tech. Rep. Archives: SDM2016-72 |
Abstract |
(in Japanese) |
(See Japanese page) |
(in English) |
We demonstrated record 0.37V minimum operation voltage (VMIN) of 2Mb Silicon-on-Thin-Buried-oxide (SOTB) 6T-SRAM. Thanks to the small variability of SOTB (AVT~1.3 mVμm) and adaptive back biasing (ABB), VMIN was lowered down to ~0.4 V regardless of temperature. Both fast access time and small standby leakage were achieved by ABB. |
Keyword |
(in Japanese) |
(See Japanese page) |
(in English) |
Silicon-on-Thin-Buried-oxide / SRAM / Low Voltage Operation / Low Standby Leakage / back bias / / / |
Reference Info. |
IEICE Tech. Rep., vol. 116, no. 270, SDM2016-72, pp. 21-25, Oct. 2016. |
Paper # |
SDM2016-72 |
Date of Issue |
2016-10-19 (SDM) |
ISSN |
Print edition: ISSN 0913-5685 Online edition: ISSN 2432-6380 |
Copyright and reproduction |
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034) |
Download PDF |
SDM2016-72 Link to ES Tech. Rep. Archives: SDM2016-72 |
|