IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 21 - 31 of 31 [Previous]  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
CAS, NLP 2011-10-20
14:20
Shizuoka Shizuoka Univ. Fast Simulation of Multiconductor System with Nonlinear Devices by Using Block-Latency Insertion Method and Reduced Order Model
Tadatoshi Sekine, Hideki Asai (Shizuoka Univ.) CAS2011-41 NLP2011-68
This paper describes a fast circuit simulation technique based on the block-latency insertion method (block-LIM) and a m... [more] CAS2011-41 NLP2011-68
pp.49-54
EA 2011-08-09
16:30
Miyagi RIEC, Tohoku Univ. A control method of front back confusion for a hearing assistance system based on frequency domain binaural model
Atsuya Saho, Yoshifumi Chisaki, Tsuyoshi Usagawa (Kumamoto Univ.) EA2011-56
A binaural hearing assistance system using the frequency domain binaural model on horizontal coordinate has been propose... [more] EA2011-56
pp.37-42
AI 2010-11-19
11:25
Fukuoka Kyushu Univ. Extensions of Cooking Model for Cooking Step Optimization and Effects of Role Changes of Sub-Cook
Yukiko Matsushima, Nobuo Funabiki, Toru Nakanishi (Okayama Univ.) AI2010-34
In order to support homemade cooking of busy persons including working people, students, and child-growing families, we ... [more] AI2010-34
pp.19-24
EMCJ 2010-11-19
14:10
Tokyo Kikai-Shinko-Kaikan Bldg. Investigation of Contribution to Radiated Emission by Position Dependence of Kit-Modules using Imitated PC Model
Nobuo Kuwabara (KIT), Jiro Kawano (VCCI) EMCJ2010-79
The method of evaluating disturbances for the kit-modules, such as hard disk drives (HD) and memory boards, was proposed... [more] EMCJ2010-79
pp.51-56
CAS, MSS, VLD, SIP 2010-06-21
15:20
Hokkaido Kitami Institute of Technology Stability Improvement of IMC Based Active Noise Control system Employing Linear Prediction Filter
Yoshinobu Kajikawa, Ryotaro Hirayama (Kansai Univ.) CAS2010-13 VLD2010-23 SIP2010-34 CST2010-13
In this paper, we propose a feedback active noise control (ANC) system combining a linear prediction filter. The propose... [more] CAS2010-13 VLD2010-23 SIP2010-34 CST2010-13
pp.69-74
SP, NLC 2008-12-10
16:10
Tokyo Waseda Univ. Sudden noise reduction using dynamic speech feature model
Nobuyuki Miyake, Tetsuya Takiguchi, Yasuo Ariki (Kobe Univ.) NLC2008-56 SP2008-111
This paper describes a method for reducing sudden noise using a static and dynamic speech feature model. We have propoes... [more] NLC2008-56 SP2008-111
pp.191-196
SP, NLC 2008-12-10
16:10
Tokyo Waseda Univ. Language Model Adaptation by Topic Model Based on Sequence of Words
Atsushi Sako, Tetsuya Takiguchi, Yasuo Ariki (Kobe Univ.) NLC2008-66 SP2008-121
It is important to consider semantics for reductions of recognition errors unlike humans
or understanding meanings and ... [more]
NLC2008-66 SP2008-121
pp.249-254
VLD, CPSY, RECONF, DC, IPSJ-SLDM, IPSJ-ARC
(Joint) [detail]
2007-11-20
11:20
Fukuoka Kitakyushu International Conference Center An Approximate Invariant Property Checking Using Term-Height Reduction for a Subset of First-Order Logic
Hiroaki Shimizu, Kiyoharu Hamaguchi, Toshinobu Kashiwabara (Osaka Univ.)
Model checking technique, which is a method to verify systems automatically, have attracted attentions. Model checking, ... [more] VLD2007-73 DC2007-28
pp.19-24
SWIM 2006-05-30
14:45
Tokyo   A Trial for UML Description of Local Government Models
Shingo Ieda (NTT Communications), Takeshi Furuhashi (Nagoya Univ.)
The Great Merger of the Heisei Era has completed in March, 2006. Local Governments have been working on redevelopment a... [more] SWIM2006-3
pp.13-18
CPSY, VLD, IPSJ-SLDM 2005-01-25
15:50
Kanagawa   Solving SAT problem by PCMGTP on FPGA
Shohei Kinoshita, Junichi Matsuda, Hiroshi Fujita, Miyuki Koshimura, Ryuzo Hasegawa (Kyushu Univ)
In this paper, a new design of the SAT solver PCMGTP implemented on an FPGA chip is described. Although the previous imp... [more] VLD2004-107 CPSY2004-73
pp.57-62
EMCJ 2004-12-10
15:40
Aichi Nagoya Institute of Technology A proposal of a parameter optimization algorithm for LECSS: EMC macro-modeling of IC/LSI power current
Yohei Nomura, Jun Kawashima, Nobuo Funabiki, Toyohiro Toyota, Yuichirou Minamisawa, Osami Wada (Okayama Univ.)
In this paper, we propose a parameter optimization algorithm for the EMC macro-modeling of IC/LSI power currents called ... [more] EMCJ2004-114
pp.71-76
 Results 21 - 31 of 31 [Previous]  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan