IEICE Technical Committee Submission System
Conference Schedule		 Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 6 of 6  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
MW 2013-03-07
09:05		 Hiroshima Hiroshima Univ. High Isolation Design Technique for Multiple Coupled Line Power Divider
Sung-Jo Han, Jang-Hyeon Jeong, Ki-Jun Son, Young Yun (Korea Maritime Univ.) MW2012-168		 In this work, R-C-R circuit structure was employed to improve the isolation characteristic of the power divider. Transm... [more] MW2012-168
pp.51-53
ED, SDM 2010-07-02
11:35		 Tokyo Tokyo Inst. of Tech. Ookayama Campus The Impact of Current Controlled-MOS Current Mode Logic /Magnetic Tunnel Junction Hybrid Circuit for Stable and High-speed Operation
Tetsuo Endoh, Masashi Kamiyanagi, Masakazu Muraguchi, Takuya Imamoto, Takeshi Sasaki (Tohoku Univ.) ED2010-109 SDM2010-110		 In order to realize Integrated Circuits (IC) with operation over the 10GHz range, conventional CMOS logic face critical ... [more] ED2010-109 SDM2010-110
pp.257-262
ED, SDM 2010-07-02
11:50		 Tokyo Tokyo Inst. of Tech. Ookayama Campus Verification of Stable Circuit Operation of 180nm Current Controlled MOS Current Mode Logic under Threshold Voltage Fluctuation
Masashi Kamiyanagi, Takuya Imamoto, Takeshi Sasaki, Hyoungjun Na, Tetsuo Endoh (Tohoku Univ.) ED2010-110 SDM2010-111		 We have succeeded in the verification of stable circuit operation of 180nm Current Controlled MOS Current Mode Logic (CC... [more] ED2010-110 SDM2010-111
pp.263-267
SDM, ED 2009-06-24
16:15		 Overseas Haeundae Grand Hotel, Busan, Korea Current Controlled MOS Current Mode Logic with Auto-detection of Threshold Voltage Fluctuation
Tetsuo Endoh, Hyoungjun Na (Tohoku Univ.) ED2009-55 SDM2009-50		 A Current Controlled (CC-) MOS Current Mode Logic (MCML) circuit based on auto-detection of threshold voltage (Vth) fluc... [more] ED2009-55 SDM2009-50
pp.21-24
SDM, ED 2008-07-11
10:50		 Hokkaido Kaderu２・７ Novel Concept Dynamic Feedback MCML Technique for High-Speed and High-Gain MCML type D-Flip Flop
Tetsuo Endoh, Masashi Kamiyanagi (Tohoku Univ.) ED2008-82 SDM2008-101		 In this paper, I propose the novel Dynamic Feedback (DF-) MCML technique for high-speed and high-gain MCML type D-Flip F... [more] ED2008-82 SDM2008-101
pp.227-231
SDM, ED 2008-07-11
11:05		 Hokkaido Kaderu２・７ Impact of 180nm Current Controlled MCML for Realizing Stable Circuit Operations under Threshold Voltage Fluctuations
Masashi Kamiyanagi, Yuto Norifusa, Tetsuo Endoh (Tohoku Univ.) ED2008-83 SDM2008-102		 We propose Current Controlled MOS Current Mode Logic (CC-MCML) and have succeeded in fabricating CC-MCML with 180nm CMOS... [more] ED2008-83 SDM2008-102
pp.233-238
 Results 1 - 6 of 6  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan