IEICE Technical Report

Online edition: ISSN 2432-6380

Volume 123, Number 451

Dependable Computing

Workshop Date : 2024-03-21 - 2024-03-23 / Issue Date : 2024-03-14

[PREV] [NEXT]

[TOP] | [2018] | [2019] | [2020] | [2021] | [2022] | [2023] | [2024] | [Japanese] / [English]

[PROGRAM] [BULK PDF DOWNLOAD]


Table of contents

DC2023-104
An Tuning Method of Communication Accuracy for High-performance Parallel Applications
Shoichi Hirasawa, Michihiro Koibuchi (NII)
pp. 1 - 6

DC2023-105
Non-stop microprocessor with MTJ-based non-volatile devices
Shota Nakabeppu, Nobuyuki Yamasaki (Keio Univ.)
pp. 7 - 11

DC2023-106
Proposal for processor development support through commonized input/output interface
Hiromu Ogaki, Kanemitsu Otsu, Takashi Yokota (Utsunomiya Univ.)
pp. 12 - 17

DC2023-107
Low-Latency Request Process for an FPGA-based Cache Server
Tianyi Yuan, Celimuge Wu, Tsutomu Yoshinaga (UEC)
pp. 18 - 23

DC2023-108
A Design of RISC-V SMT Processor for Real-time Systems
Yuta Nojiri, Nobuyuki Yamasaki (Keio Univ.)
pp. 24 - 28

DC2023-109
Integration of Vector Extension and Simultaneous Multithreading for a RISC-V Processor
Hidetaro Tanaka, Shogo Takata, Hironori Nakajo (TUAT)
pp. 29 - 34

DC2023-110
Context Cache Design for Multicore RISC-V Processors
Akira Yamazawa (Keio Univ), Tsutomu Itou, Suito Kazutoshi (AXELL), Nobuyuki Yamasaki (Keio Univ)
pp. 35 - 40

DC2023-111
(See Japanese page.)
pp. 41 - 46

DC2023-112
(See Japanese page.)
pp. 47 - 52

DC2023-113
Software Vulnerability Risk Growth Model for CVSS 4 Metrics
Sora Okada, Takashi Minohara, Masaya Shimakawa (Takushoku Univ.)
pp. 53 - 58

DC2023-114
(See Japanese page.)
pp. 59 - 64

DC2023-115
An Efficient and Secure Data Transfer Method for Large Data between Host and Enclave on Keystone Enclave
Akihiro Saiki, Keiji Kimura (Waseda Univ.)
pp. 65 - 70

DC2023-116

Itsuki Nakai (TUT), Takaaki Fukai, Takahiro Hirofuchi (AIST), Yukinori Sato (TUT)
pp. 71 - 76

DC2023-117
A Study of Multimodal AI to Complement Acts of Faith in Virtual Churches
Taishi Nemoto, Takayuki Fujimoto (Toyo)
pp. 77 - 81

DC2023-118
Evaluating composition of quantum circuit and learnability in quantum neural network with NISQ devices
Naoki Marumo (Waseda Univ.), Yasutaka Wada (Meisei Univ.), Kazunori Ueda, Keiji Kimura (Waseda Univ.)
pp. 82 - 87

Note: Each article is a technical report without peer review, and its polished version will be published elsewhere.


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan