IEICE Technical Committee Submission System
Conference Schedule		 Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 7 of 7  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
NLP, MSS 2024-03-13
13:05		 Misc. Kikai-Shinko-Kaikan Bldg. Time-Delay Compensation for Centralized Control Architecture of CACC Using MEC
Yuki Masuko, Haruki Ichikawa, Hisashi Saito (Keio Univ.), Anan Sawabe, Yusuke Shinohara, Takanori Iwai (NEC), Ryogo Kubo (Keio Univ.) MSS2023-75 NLP2023-127		  [more] MSS2023-75 NLP2023-127
pp.23-28
RCS, IN, NV
(Joint)		 2023-05-25
10:50		 Kanagawa Keio University (Hiyoshi Campus), and online
(Primary: On-site, Secondary: Online)		 A Study on Reduction of Data Transmission Frequency for Event-Driven CACC Systems Based on Quality of Performance
Haruki Ichikawa, Hisashi Saito, Taisei Awaji (Keio Univ.), Anan Sawabe, Yusuke Shinohara, Takanori Iwai (NEC), Ryogo Kubo (Keio Univ.) IN2023-3		  [more] IN2023-3
pp.11-16
ED, MW 2010-01-14
10:00		 Tokyo Kikai-Shinko-Kaikan Bldg InP/InGaAs composite channel MOSFET with Al2O3 gate dielectric
Toru Kanazawa, Kazuya Wakabayashi, Hisashi Saito, Ryosuke Terao, Tomonori Tajima, Shunsuke Ikeda, Yasuyuki Miyamoto, Kazuhito Furuya (Tokyo Inst. of Tech.) ED2009-181 MW2009-164		 III-V semiconductor device technology will potentially be combined with the LSI technology to realize circuits with capa... [more] ED2009-181 MW2009-164
pp.39-42
SDM, ED 2009-06-25
09:30		 Overseas Haeundae Grand Hotel, Busan, Korea [Invited Talk] InGaAs/InP MISFET with epitaxially grown source
Yasuyuki Miyamoto, Toru Kanazawa, Hisashi Saito, Kazuhito Furuya (Tokyo Inst. of Tech.) ED2009-72 SDM2009-67		 Recently, III-V thin films have been identified as potential candidates for future nMOS channels. High current drivabili... [more] ED2009-72 SDM2009-67
pp.99-103
ED 2009-06-12
10:20		 Tokyo   In-situ etching by CBr4 in InP heterojunction bipolar transistors with buried SiO2 wire
Naoaki Takebe, Hiroaki Yamashita, Shinnosuke Takahashi, Hisashi Saito, Takashi Kobayashi, Yasuyuki Miyamoto, Kazuhito Furuya (Tokyo Inst. of Tech.) ED2009-46		 In order to obtain high-speed InP heterojunction bipolar transistors (HBTs), it is necessary to reduce the base-collecto... [more] ED2009-46
pp.51-55
NC 2006-07-14
15:35		 Tokyo Waseda University Consideration of human isochrony by a computational theory
Hisashi Saito, Tadashi Tsubone, Yasuhiro Wada (Nagaoka Univ. of Tech.) 		Previous studies on human motor control reported a phenomenon called isochrony, which is the compensatory increase of mo... [more] NC2006-43
pp.31-36
MBE, NC
(Joint)		 2005-12-09
14:15		 Aichi   Movement time planning in human via-point movement
Hisashi Saito, Yasuhiro Wada (Nagaoka Univ. of Technology) 		In previous research, various models that reproduce movement trajectory had been already proposed, but movement time pla... [more] NC2005-84
pp.19-24
 Results 1 - 7 of 7  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan