IEICE Technical Committee Submission System
Conference Schedule		 Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 6 of 6  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]		 2013-11-29
13:20		 Kagoshima   NoC routers using the marching memory through type
Ryota Yasudo, Takahiro Kagami, Hideharu Amano (Keio Univ.), Yasunobu Nakase, Masashi Watanabe, Tsukasa Oishi, Toru Shimizu (Renesas), Tadao Nakamura (Keio Univ.) CPSY2013-71		 We propose a NoC(Network-on Chip) router using the marching memory through type in order to reduce the power consumption... [more] CPSY2013-71
pp.71-76
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]		 2012-11-27
13:00		 Fukuoka Centennial Hall Kyushu University School of Medicine Accurate I/O Buffer Impedance Self-adjustment using Threshold Voltage and Temperature Sensors
Zhi Li, Hiroshi Tsutsui, Hiroyuki Ochi, Takashi Sato (Kyoto Univ.) VLD2012-79 DC2012-45		 With the increased operating frequency and the reduction of feature
size, achieving low error-rate data transmission be... [more]		 VLD2012-79 DC2012-45
pp.117-122
LOIS, IE, ITE-ME, IEE-CMN 2009-09-25
09:10		 Hiroshima Hiroshima Univ. Collection of voice data in office environment using Dual INPut LEvel (DINPLE) method
Hiroyuki Nishi, Yoshimasa Kimura (Sojo Univ.) LOIS2009-27 IE2009-68		 It is difficult to record speakers' voice in appropriate level in case that the distances between the speakers and the m... [more] LOIS2009-27 IE2009-68
pp.55-58
EMD 2009-03-06
15:50		 Tokyo Kougakuin Univ. Simulation study of analog input buffer characteristics in CMOS integrated circuits
Yuuto Horiki, Keiko Fukuda (Tokyo Metropolitan Coll. of Ind Tech.) EMD2008-144		 Complementary-type analog input buffer is proposed for low-voltage operation in CMOS integrated circuits. It consists o... [more] EMD2008-144
pp.41-44
IN 2007-07-20
14:05		 Hyogo Kobe University Performance Improvement of Input Buffer Type IP Optical Switch by Introducing of Parallel-Read-Out
Masamitsu Kimura, Kuniyoshi Maezawa, Chugo Fujihashi (Tokyo Polytechnic Univ.) IN2007-40		 Optical packet switches are regarded as a major system in future networks, and various technologies for the switches are... [more] IN2007-40
pp.79-84
MW, ED 2005-01-18
15:15		 Tokyo   A 10-Gbit/s CMOS burst-mode clock and data recovery IC for high-speed access networks
Shunji Kimura, Masafumi Nogawa, Kazuyoshi Nishimura, Tomoaki Yoshida, Kiyomi Kumozaki, Susumu Nishihara, Yusuke Ohtomo (NTT) 		We fabricated a 10-Gbit/s burst-mode clock and data recovery IC with a CMOS process for future high-speed access network... [more] ED2004-223 MW2004-230
pp.65-70
 Results 1 - 6 of 6  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan