IEICE Technical Committee Submission System
Conference Schedule		 Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 6 of 6  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
CAS, NLP 2021-10-14
15:50		 Online Online Implementation of a Generative Adversarial Network as Bitwise Neural Network
Takuma Matsuno, Gauthier Lovic (Ariake College) CAS2021-28 NLP2021-26		 Generative Adversarial Network (GAN) is an artificial intelligence algorithm in which a generative network, which produc... [more] CAS2021-28 NLP2021-26
pp.62-67
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]		 2010-11-30
13:15		 Fukuoka Kyushu University A case study of the effective value range analysis for Behavioral synthesis
Kenji Tomonaga, Morihiro Kuga, Toshinori Sueyoshi (Kumamoto Univ.) CPSY2010-32		 The digital circuit becomes more complex and larger scale recently, and
behavioral synthesis that use behavioral descri... [more]		 CPSY2010-32
pp.1-6
NS, CS, IN
(Joint)		 2007-09-21
16:20		 Miyagi Tohoku University Development of a security module with a BITW "Bump In The Wire" type implemented IPSEC
Taku Sugawara, Tomokazu Aoki, Teruhiko Nagatomo, Kazuya Asano, Taul Katayama, Junichi Hashida, Norio Abe, Satoru Okamoto (FLS), Yukinori Abe (FUJITSU) NS2007-76		 While the necessity of network security increases, applications may be degraded since the load of IPsec packet processin... [more] NS2007-76
pp.119-124
VLD, IPSJ-SLDM 2006-05-11
15:00		 Ehime Ehime University A Software-level Energy Reduction Technique for Embedded Microprocessor Exploiting Narrow Bitwidth Operations
Seiichiro Yamaguchi, Masanori Muroyama, Tohru Ishihara, Hiroto Yasuura (Kyushu Univ.) 		This paper proposes a software-level energy reduction technique for microprocessor-based embedded systems. A basic idea ... [more] VLD2006-3
pp.13-18
ICD, SDM 2005-08-18
08:55		 Hokkaido HAKODATE KOKUSAI HOTEL An Energy Reduction Method for FFT Circuits in Digital Wireless Communications Using Bitwidth Control
Masayuki Tokunaga, Kosuke Tarumi, Hiroto Yasuura (Kyushu Univ.) 		Recently, digital wireless communication systems become very popular to use in portable devices. Low-energy system imple... [more] SDM2005-129 ICD2005-68
pp.7-12
IT 2005-05-27
10:10		 Overseas Univ. of Hawaii A Study of Reliability Based Hybrid ARQ Scheme with Bitwise Posterior Probability Evaluation from Message Passing Algorithm
Daiki Koizumi, Naoto Kobayashi, Toshiyasu Matsushima, Shigeichi Hirasawa (Waseda Univ.) 		Reliability Based Hybrid ARQ (RBH-ARQ) is one of hybrid ARQ schemes with the modified decision feedback. In RBH-ARQ, the... [more] IT2005-24
pp.11-16
 Results 1 - 6 of 6  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan