IEICE Technical Report

Online edition: ISSN 2432-6380

Volume 121, Number 59

Reconfigurable Systems

Workshop Date : 2021-06-08 - 2021-06-09 / Issue Date : 2021-06-01

[PREV] [NEXT]

[TOP] | [2018] | [2019] | [2020] | [2021] | [2022] | [2023] | [2024] | [Japanese] / [English]

[PROGRAM] [BULK PDF DOWNLOAD]


Table of contents

RECONF2021-1
[Invited Talk] Basics, Applications, and International Standardization of Physically Unclonable Functions (PUFs)
Yohei Hori (AIST)
p. 1

RECONF2021-2
(See Japanese page.)
pp. 2 - 7

RECONF2021-3
Development of a simulator to explore the accelerator architecture for breadth-first search.
Yushi Haraguchi, Kazuya Tanigawa (HCU), Takaaki Miyajima, Jens Huthmann, Kentarou Sano (RIKEN), Tetsuo Hironaka (HCU)
pp. 8 - 13

RECONF2021-4
(See Japanese page.)
pp. 14 - 19

RECONF2021-5
A Case for FPGA Implementation of Deep Neural Network Based 2D Point Cloud Registration
Keisuke Sugiura, Hiroki Matsutani (Keio Univ.)
pp. 20 - 25

RECONF2021-6
Automatic generation of executable code for ReNA
Yuta Masuda, Yasuhiro Nakahara, Motoki Amagasaki, Masahiro Iida (Kumamoto Univ.)
pp. 26 - 31

RECONF2021-7
(See Japanese page.)
pp. 32 - 37

RECONF2021-8
(See Japanese page.)
pp. 38 - 43

RECONF2021-9
(See Japanese page.)
pp. 44 - 49

RECONF2021-10
(See Japanese page.)
pp. 50 - 55

RECONF2021-11
[Invited Talk] Large-scale combinatorial optimization in real-time systems by FPGA-based accelerators for simulated bifurcation
Kosuke Tatsumura (TOSHIBA)
pp. 56 - 61

RECONF2021-12
(See Japanese page.)
pp. 62 - 67

RECONF2021-13
An implementation of a satisfiability problem solver : Amoeba SAT on M-KUBOS board
Yan Ying Jie, Masashi Aono, Hideharu Amano (Keio Univ.), Kaori Ohkoda, Shingo Fukuda, Saito Kenta (Amoeba Energy), Seiya Kasai (Hokkaido Univ.)
pp. 68 - 73

RECONF2021-14
(See Japanese page.)
pp. 74 - 79

RECONF2021-15
Development of the SYCL interface for FPGA clusters and evaluation of CPU-FPGA collaboration
Satoshi Kaneko, Hiroyuki Takizawa (Tohoku Univ.), Kentaro Sano (RIKEN)
pp. 80 - 86

RECONF2021-16
A 64-bit RISC-V many-core architecture on FPGAs
Qixiang Gao, Yoshiki Yamaguchi (Univ. of Tsukuba)
pp. 87 - 92

Note: Each article is a technical report without peer review, and its polished version will be published elsewhere.


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan