IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

Technical Committee on Dependable Computing (DC)  (Searched in: 2008)

Search Results: Keywords 'from:2009-03-05 to:2009-03-05'

[Go to Official DC Homepage (Japanese)] 
Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Ascending)
 Results 1 - 16 of 16  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
DC, CPSY, IPSJ-SLDM, IPSJ-EMB 2009-03-05
13:30
Niigata Sado Island Integrated Development Center [Invited Talk] Free Software Movement and Embedded Systems
Yutaka Niibe (Free Software Initiative Japan/AIST) CPSY2008-88 DC2008-79
The idea of the Free Software Movement is that computer users deserve the freedom to form a community. And yes, we have... [more] CPSY2008-88 DC2008-79
pp.1-6
DC, CPSY, IPSJ-SLDM, IPSJ-EMB 2009-03-05
14:30
Niigata Sado Island Integrated Development Center SSEST4: Summer School on Embedded System Technologies 4
Hideki Takase (Nagoya Univ.), Taketo Yato (Kanagawa Univ.), Tatsuhiro Oikawa (Tokai Polytechnic College), Eiichiro Iwata (Saitama Univ.), Kentaro Ikeda (Miyazaki Univ.), Hisashi Hata (Toyohashi Univ. of Tech.), Mami Kawaguchi (Gunma Univ.), Atsushi Iino (Tokyo Denki Univ.), Hisumi Takai (Yokohama National Univ.), Hiroshige Nakashima (GAIA System Solutions Inc.), Toshinobu Matsuba, Yu Yoshimura (Nagoya Univ.) CPSY2008-89 DC2008-80
This paper reports activities for Summer School on Embedded System Technologies 4 (SSEST4) held on September in 2008. SS... [more] CPSY2008-89 DC2008-80
pp.7-12
DC, CPSY, IPSJ-SLDM, IPSJ-EMB 2009-03-05
15:15
Niigata Sado Island Integrated Development Center A Dynamic Management Technique of a Non-Uniform Selective Way Cache for Reducing the Energy Consumption of Embedded Processors
Yuriko Ishitobi, Tohru Ishihara, Hiroto Yasuura (Kyushu Univ.) CPSY2008-90 DC2008-81
(To be available after the conference date) [more] CPSY2008-90 DC2008-81
pp.13-18
DC, CPSY, IPSJ-SLDM, IPSJ-EMB 2009-03-05
15:45
Niigata Sado Island Integrated Development Center Single-Cycle-Accessible Two-Level Cache Architecture
Seiichiro Yamaguchi, Tohru Ishihara, Hiroto Yasuura (Kyushu Univ.) CPSY2008-91 DC2008-82
A small L0-cache located between an MPU core and an L1-cache is widely used in embedded processors for reducing the ener... [more] CPSY2008-91 DC2008-82
pp.19-24
DC, CPSY, IPSJ-SLDM, IPSJ-EMB 2009-03-05
16:15
Niigata Sado Island Integrated Development Center An OS-Analyzable Power Consumption Model and Its Generation Technique for Wireless Communication Devices
Tohru Ishihara, Takumi Okuhira, Kenji Hisazumi (Kyushu Univ.), Takeshi Kamiyama, Kazuhisa Sekine, Masaji Katagiri (NTT Docomo) CPSY2008-92 DC2008-83
This paper proposes a lightweight power consumption model and its generation technique for quickly and accurately estima... [more] CPSY2008-92 DC2008-83
pp.25-30
DC, CPSY, IPSJ-SLDM, IPSJ-EMB 2009-03-05
17:00
Niigata Sado Island Integrated Development Center A post-silicon Debug Support Using Dynamic Program Slicing on High-level Design Description
Yeonbok Lee, Takeshi Matsumoto, Masahiro Fujita (Univ. of Tokyo) CPSY2008-93 DC2008-84
 [more] CPSY2008-93 DC2008-84
pp.31-36
DC, CPSY, IPSJ-SLDM, IPSJ-EMB 2009-03-05
17:30
Niigata Sado Island Integrated Development Center Debugging Support for Synchronization of Parallel Execution in System Level Designs
Hiroki Harada, Tasuku Nishihara, Takeshi Matsumoto (Tokyo University), Masahiro Fujita (Tokyo University/JST) CPSY2008-94 DC2008-85
There are many high-level designs contain parallel execution, synchronization, or communication, and they are often erro... [more] CPSY2008-94 DC2008-85
pp.37-42
DC, CPSY, IPSJ-SLDM, IPSJ-EMB 2009-03-05
18:00
Niigata Sado Island Integrated Development Center Fault Location in Collaborative Systems Using Abstracted Model Based Diagnosis
Takuro Kutsuna, Shuichi Sato, Naoya Chujo (Toyota Central R&D Labs Inc.) CPSY2008-95 DC2008-86
Automotive control systems are getting more large-scaled and complex each day. Such a system will
cause a problem with ... [more]
CPSY2008-95 DC2008-86
pp.43-48
DC, CPSY, IPSJ-SLDM, IPSJ-EMB 2009-03-06
09:00
Niigata Sado Island Integrated Development Center Design and implementation of on-chip-network swith for real-time system
Takuma Kogo, Kazutoshi Suito, Nobuyuki Yamasaki (Keio Univ.) CPSY2008-96 DC2008-87
In recent years, processors like System-on-Chip (SoC) which various modules were integrated on have been demanded even i... [more] CPSY2008-96 DC2008-87
pp.49-54
DC, CPSY, IPSJ-SLDM, IPSJ-EMB 2009-03-06
09:30
Niigata Sado Island Integrated Development Center Design and Implementation of the Thread Scheduling Scheme for Responsive Multithreaded Processor
Hiroyuki Umeo, Kazutoshi Suito, Akira Takeda, Shinpei Kato, Nobuyuki Yamasaki (Keio Univ.) CPSY2008-97 DC2008-88
Responsive Multithreaded Processor for real-time processing can execute eight threads simultaneously in priority order w... [more] CPSY2008-97 DC2008-88
pp.55-60
DC, CPSY, IPSJ-SLDM, IPSJ-EMB 2009-03-06
10:00
Niigata Sado Island Integrated Development Center Design and implementation of prefetch mechanism for exploiting data-level parallelism
Yusuke Murata, Kazutoshi Suito, Nobuyuki Yamasaki (Keio Univ.) CPSY2008-98 DC2008-89
As the architecture for performing multimedia processing at high speed,
a SIMD computing unit and a vector operation m... [more]
CPSY2008-98 DC2008-89
pp.61-66
DC, CPSY, IPSJ-SLDM, IPSJ-EMB 2009-03-06
10:45
Niigata Sado Island Integrated Development Center Evaluation of a Method for Control of Driver Program Invocation based on Device Operation History
Shinichi Takiguchi, Hideo Taniguchi (Okayama Univ.) CPSY2008-99 DC2008-90
 [more] CPSY2008-99 DC2008-90
pp.67-72
DC, CPSY, IPSJ-SLDM, IPSJ-EMB 2009-03-06
11:15
Niigata Sado Island Integrated Development Center Development of Visualization Tool for Trace Log
Junji Goto, Shinya Honda, Takuya Nagao, Hiroaki Takada (Nagoya Univ.) CPSY2008-100 DC2008-91
 [more] CPSY2008-100 DC2008-91
pp.73-78
DC, CPSY, IPSJ-SLDM, IPSJ-EMB 2009-03-06
13:00
Niigata Sado Island Integrated Development Center Memory Efficient Pixel-parallel Hough Transform Circuit Using Collision-free Voting Memory Access
Masayuki Goto, Kazuhiro Nakamura, Kazuyoshi Takagi, Naofumi Takagi (Nagoya Univ.) CPSY2008-101 DC2008-92
The Hough transform in computer vision algorithms is a method which detects lines from an image and
is used in embedde... [more]
CPSY2008-101 DC2008-92
pp.79-84
DC, CPSY, IPSJ-SLDM, IPSJ-EMB 2009-03-06
13:30
Niigata Sado Island Integrated Development Center A implementation of RSA encryption using Interleaved Modular Multiplication for MX Core
Wataru Kuroki, Masahiro Iida, Toshinori Sueyoshi (Kumamoto Univ.) CPSY2008-102 DC2008-93
MX Core is a massively parallel SIMD(Single Instruction Multiple Data) type processor which have fine-grained computing ... [more] CPSY2008-102 DC2008-93
pp.85-90
DC, CPSY, IPSJ-SLDM, IPSJ-EMB 2009-03-06
14:00
Niigata Sado Island Integrated Development Center A Simple 3D System Realized by Additional Just Dozens of Bytes -- Good Performance in the Embedded Machinery without Graphic Engine --
Osamu Morikawa, Kenji Toda (AIST) CPSY2008-103 DC2008-94
In usual 3D-CG, each object is made by complex data, and drawing of them needs many calculations. Synthesizing a 3D obje... [more] CPSY2008-103 DC2008-94
pp.91-96
 Results 1 - 16 of 16  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan