IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 41 - 60 of 68 [Previous]  /  [Next]  
Committee Date Time Place Paper Title / Authors Abstract Paper #
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]
2009-12-02
16:00
Kochi Kochi City Culture-Plaza [Panel Discussion] EMC Circuit Design and Jisso Design for System LSI -- Proposal for Circuit Design Managing EMC and Jisso Issue from Jisso-side --
Hideki Osaka (HITACHI Ltd.), Hideki Asai (Shizuoka Univ.), Hidefumi Ibe (HITACHI Ltd.), Yoshiyuki Saito (Panasonic), Takashi Harada (NEC), Narimasa Takahashi (IBM Japan) CPM2009-142 ICD2009-71
Nowadays, a JISSO design is very important to get the target performance out of a system LSI. More specifically, co-desi... [more] CPM2009-142 ICD2009-71
pp.47-49
MSS, CAS 2009-11-26
13:55
Aichi Nagoya University A New FDTD Algorithm Based on Alternating-Direction Explicit (ADE) Method
Shuichi Aono (SESAME Tech Inc.), Masaki Unno, Hideki Asai (Shizuoka Univ.) CAS2009-48 CST2009-21
In this paper, we propose a new FDTD (Finite-Difference Time-Domain) method using the alternating-direction explicit (AD... [more] CAS2009-48 CST2009-21
pp.19-24
MSS, CAS 2009-11-26
14:20
Aichi Nagoya University Parallel-Distributed Block Latency Insertion Method (Block-LIM) for Fast Transient Simulation of Tightly Coupled Transmission Lines
Yuta Inoue, Tadatoshi Sekine, Hideki Asai (Shizuoka Univ.) CAS2009-49 CST2009-22
Latency Insertion Method (LIM) is one of the techniques for fast transient analysis of linear circuit which is much fast... [more] CAS2009-49 CST2009-22
pp.25-30
CAS, NLP 2009-09-24
13:00
Hiroshima Hiroshima Univ. Higashi Senda Campus A Reducing Method for Electromagnetic Interference on Electronic Control Unit by Optimization System with Parallel Processing
Yuji Okazaki (Shizuoka Univ.), Takanori Uno (DENSO), Hideki Asai (Shizuoka Univ.) CAS2009-28 NLP2009-64
With the progress of integrated circuit technologies, high-speed and high density electronic devices have been designed ... [more] CAS2009-28 NLP2009-64
pp.25-30
CAS, NLP 2009-09-24
13:25
Hiroshima Hiroshima Univ. Higashi Senda Campus Fast Simulation of Power Distribution Network Based on Semi-Implicit Numerical Integration
Tomoki Ishimaru, Tadatoshi Sekine, Hideki Asai (Shizuoka Univ.) CAS2009-29 NLP2009-65
In this report, a technique to simulate efficiently the power distribution network (PDN) is introduced. In the proposed ... [more] CAS2009-29 NLP2009-65
pp.31-35
CAS, NLP 2009-09-24
13:50
Hiroshima Hiroshima Univ. Higashi Senda Campus Fast Circuit Simulation Based on GPGPU-LIM and Its Estimation
Yuta Inoue, Tadatoshi Sekine, Hideki Asai (Shizuoka Univ.) CAS2009-30 NLP2009-66
With the progress of high-density integration technology of the circuits, a variety of signal and power integrity proble... [more] CAS2009-30 NLP2009-66
pp.37-42
EMCJ 2009-09-04
09:55
Kyoto KEIHANNA PLAZA Electromagnetic Field Analysis Based on GPGPU-FDTD method and Performance Estimation
Masaki Unno, Yuta Inoue, Hideki Asai (Shizuoka Univ.) EMCJ2009-37
 [more] EMCJ2009-37
pp.13-17
NLP 2009-08-04
14:10
Kochi   Implementation of Linear Circuit Simulator FALCON on Multi-Core CPU
Yuichi Tanji (Kagawa Univ.), Takayuki Watanabe (Univ. of Shizuoka), Hideki Asai (Shizuoka Univ.) NLP2009-58
 [more] NLP2009-58
pp.77-81
NLP 2009-05-15
13:30
Shiga Ritsumeikan University Circuit and Electromagnetic Hybrid Simulation Technique Based on Waveform Relaxation Method
Masaki Unno, Hideki Asai (Shizuoka Univ.) NLP2009-5
 [more] NLP2009-5
pp.19-23
NLP 2009-05-15
13:55
Shiga Ritsumeikan University Estimation of Parallel Computing for ADI-FDTD Method with Relaxation Method
Naoki Oguni, Hideki Asai (Shizuoka Univ) NLP2009-6
In this paper, we present the parallel ADI-FDTD method for electromagnetic simulation. FDTD and ADI-FDTD method have bee... [more] NLP2009-6
pp.25-30
MSS 2008-08-04
16:00
Shizuoka Shizuoka University (Hamamatsu Campus), Faculty of Engineering [Invited Talk] *
Hideki Asai (Shizuoka Univ.)
 [more]
MSS 2008-08-05
09:30
Shizuoka Shizuoka University (Hamamatsu Campus), Faculty of Engineering An Approach for Optimizing the Specifications of ΔΣ modulator Using Analog Behavioral Modeling
Yuji Okazaki (Shizuoka Univ.), Kohei Shinomiya (DENSO), Hideki Asai (Shizuoka Univ.) CST2008-18
 [more] CST2008-18
pp.35-40
NLP 2008-03-27
16:50
Hyogo   Generating Sparse Matrices for Power/Signal Integrity Evaluation
Yuichi Tanji (Kagawa Univ.), Hideki Asai (Shizuoka Univ.) NLP2007-165
 [more] NLP2007-165
pp.65-70
NLP 2007-12-20
10:25
Fukui   An Equivalent Power Plane Model with Frequency-Dependence and Fast Transient Simulation Techniques
Tadashi Ishikawa (Shizuoka Univ.), Takayuki Watanabe (Univ. of Shizuoka), Hideki Asai (Shizuoka Univ.) NLP2007-121
This paper presents an equivalent circuit model of a power plane with frequency dependence and a fast transient simulati... [more] NLP2007-121
pp.5-10
CAS, NLP 2007-10-18
14:00
Tokyo Musashi Institute of Technology An Approach for Reducing Common-Mode Current on Electronic Control Units Using Optimization Algorithm
Kohei Shinomiya, Hideki Asai (Shizuoka Univ.), Takanori Uno (DENSO) CAS2007-45 NLP2007-73
With the progress of packaging technologies, electronic circuits are designed with smaller devices and higher clock spee... [more] CAS2007-45 NLP2007-73
pp.61-66
CAS, NLP 2007-10-18
14:50
Tokyo Musashi Institute of Technology Derivation of Circuit Level Specifications of ΔΣ Modulator Based on Behavioral Modeling and Simulation
Yasuji Ikeda, Hideki Asai (Shizuoka Univ.) CAS2007-47 NLP2007-75
A technique is presented for high-level synthesis using behavioral modeling of delta-sigma modulator. Verilog-A is used ... [more] CAS2007-47 NLP2007-75
pp.73-77
NLP 2007-08-06
09:30
Shizuoka   Relaxation-based Power Grid Analysis using Nodal Approach Formulation
Tadatoshi Sekine, Hideki Asai (Shizuoka Univ.) NLP2007-36
This paper describes an application of relaxation-based simulation techniques to interconnect and plane networks and its... [more] NLP2007-36
pp.1-6
NLP 2006-12-14
12:10
Hokkaido   An application of the frequency-dependent transmission-line model to INDUCTWISE and fast transient analysis
Tadashi Ishikawa (Shizuoka Univ.), Takayuki Watanabe (Univ. of Shizuoka), Hideki Asai (Shizuoka Univ.)
 [more] NLP2006-108
pp.33-38
NLP 2006-07-03
12:30
Ishikawa Kanazawa Univ. Multi-Rate Latency Insertion Method for the Fast Transient Simulation of large Networks with Nonlinear Elements
Noritake Tsuboi, Hideki Asai (Shizuoka Univ.)
 [more] NLP2006-22
pp.1-6
NLP 2006-06-23
13:25
Tokyo Chuo Univ. Fast Simulation of Large Scale RLC Networks Using MPI
Hiroyoshi Kamada, Yuichi Tanji (Kagawa Univ.), Takayuki Watanabe (Univ. of Shizuoka), Hidemasa Kubota, Hideki Asai (Shizuoka Univ.)
 [more] NLP2006-15
pp.25-28
 Results 41 - 60 of 68 [Previous]  /  [Next]  
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan