IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 20 of 51  /  [Next]  
Committee Date Time Place Paper Title / Authors Abstract Paper #
RECONF, VLD 2024-01-30
15:15
Kanagawa AIRBIC Meeting Room 1-4
(Primary: On-site, Secondary: Online)
Comparison of Graph Data Structures for Breadth-First Search Accelerator HyGTA2
Jun Akimoto, Kazuya Tanigawa (Hiroshima City Univ), Kentaro Sano (Processor Research Team,RIKEN Center for Computational Science), Tetsuo Hironaka (Hiroshima City Univ) VLD2023-98 RECONF2023-101
 [more] VLD2023-98 RECONF2023-101
pp.105-106
RECONF 2023-08-04
14:55
Hokkaido Hakodate Arena
(Primary: On-site, Secondary: Online)
An Elastic FPGA-based Accelerator for Bayesian Network Structure Learning
Ryota Miyagi (The Univ. of Tokyo), Ryota Yasudo (Kyoto Univ.), Kentaro Sano (RIKEN), Hideki Takase (The Univ. of Tokyo) RECONF2023-15
A Bayesian network is a powerful model for representing knowledge involving uncertainty within discrete random variables... [more] RECONF2023-15
pp.7-12
RECONF 2023-06-09
14:55
Kochi Eikokuji Campus, Kochi University of Technology
(Primary: On-site, Secondary: Online)
RECONF2023-12 (To be available after the conference date) [more] RECONF2023-12
pp.62-67
DC, CPSY, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC [detail] 2023-03-23
16:25
Kagoshima Amagi Town Disaster Prevention Center (Tokunoshima)
(Primary: On-site, Secondary: Online)
Evaluation of Bit-Reduced Homomorphic Encryption Library on Intel Xeon and Fujitsu A64FX
Masaki Nishi, Teppei Shishido, Xinyi Li, Keiji Kimura (Waseda Univ.), Kentaro Sano (RIKEN) CPSY2022-38 DC2022-97
As deep learning is used in various applications, the protection of training data, input data, inference results, and tr... [more] CPSY2022-38 DC2022-97
pp.25-30
IPSJ-SLDM, RECONF, VLD [detail] 2023-01-23
16:20
Kanagawa Raiosha, Hiyoshi Campus, Keio University
(Primary: On-site, Secondary: Online)
Interface development for Python use of FPGA cluster ESSPER
Taiki Watanabe (TUT), Kentaro Sano (R-CCS), Yukinori Sato (TUT) VLD2022-62 RECONF2022-85
 [more] VLD2022-62 RECONF2022-85
pp.27-28
IPSJ-SLDM, RECONF, VLD [detail] 2023-01-23
16:30
Kanagawa Raiosha, Hiyoshi Campus, Keio University
(Primary: On-site, Secondary: Online)
A study on optimisation of Back Projection Processing of CT Images using FPGA
Jumpei Mano, Takaaki Miyajima (Meiji Univ), Peng Chen (AIST), Mohamed Wahib, Kentaro Sano (RIKEN) VLD2022-63 RECONF2022-86
 [more] VLD2022-63 RECONF2022-86
pp.29-30
VLD, DC, RECONF, ICD, IPSJ-SLDM [detail] 2022-11-29
11:35
Kumamoto  
(Primary: On-site, Secondary: Online)
VLD2022-30 ICD2022-47 DC2022-46 RECONF2022-53 (To be available after the conference date) [more] VLD2022-30 ICD2022-47 DC2022-46 RECONF2022-53
pp.67-71
RECONF 2022-06-07
16:45
Ibaraki CCS, Univ. of Tsukuba
(Primary: On-site, Secondary: Online)
Preliminary Evaluation of FPGA-to-FPGA Communication Speed in FPGA Cluster ESSPER
Rintaro Sakai, Yasuhiro Nakahara (Kumamoto Univ. /R-CSS), Kentaro Sano (R-CCS), Masahiro Iida (Kumamoto Univ. /R-CSS) RECONF2022-11
This study evaluates the communication speed between FPGAs assuming the FPGA cluster ESSPER is a scalable and
flexible ... [more]
RECONF2022-11
pp.48-49
RECONF, VLD, CPSY, IPSJ-ARC, IPSJ-SLDM [detail] 2022-01-24
16:45
Online Online A study of an accelerator for CNN inference on FPGA clusters
Rintaro Sakai (Kumamoto Univ. /R-CSS), Yasuhiro Nakahara (Kumamoto Univ. /R-CCS), Kentaro Sano (R-CCS), Masahiro Iida (Kumamoto Univ. /R-CCS) VLD2021-60 CPSY2021-29 RECONF2021-68
In this study, we propose a CNN accelerator for FPGA clusters, which accelerates the CNN inference process by distributi... [more] VLD2021-60 CPSY2021-29 RECONF2021-68
pp.61-66
RECONF, VLD, CPSY, IPSJ-ARC, IPSJ-SLDM [detail] 2022-01-25
14:05
Online Online Initial Design and Evaluation of RIKEN CGRA: Data-Driven Architecture for Future HPC
Boma Adhi, Carlos Cortes, Yiyu Tan (R-CCS), Takuya Kojima (Tokyo Univ.), Artur Podobas (KTH), Kentaro Sano (R-CCS) VLD2021-71 CPSY2021-40 RECONF2021-79
 [more] VLD2021-71 CPSY2021-40 RECONF2021-79
pp.126-131
RECONF, VLD, CPSY, IPSJ-ARC, IPSJ-SLDM [detail] 2022-01-25
14:45
Online Online A Preliminary Evaluation of a Compiler for RIKEN CGRA in HPC
Takuya Kojima (U.Tokyo), Carlos Cesar Cortes Torres, Boma Adhi, Yiyu Tan, Kentaro Sano (RIKEN) VLD2021-69 CPSY2021-38 RECONF2021-77
 [more] VLD2021-69 CPSY2021-38 RECONF2021-77
pp.114-119
RECONF 2021-06-09
16:10
Online Online Development of the SYCL interface for FPGA clusters and evaluation of CPU-FPGA collaboration
Satoshi Kaneko, Hiroyuki Takizawa (Tohoku Univ.), Kentaro Sano (RIKEN) RECONF2021-15
In this work, we develop a SYCL implementation as an abstraction layer for AFU Shell developed at RIKEN Center for Compu... [more] RECONF2021-15
pp.80-86
CPSY, RECONF, VLD, IPSJ-ARC, IPSJ-SLDM [detail] 2021-01-25
09:25
Online Online VLD2020-40 CPSY2020-23 RECONF2020-59  [more] VLD2020-40 CPSY2020-23 RECONF2020-59
pp.7-12
CPSY, RECONF, VLD, IPSJ-ARC, IPSJ-SLDM [detail] 2021-01-25
09:50
Online Online Study on Design and Evaluation of Stream Processing Hardware for Sound Simulation by FDTD method
Hiroki Tada (JAIST), Tomohiro Ueno, Atsushi Koshiba, Kentaro Sano (R-CCS), Ryuta Kawano, Yasushi Inoguchi (JAIST) VLD2020-41 CPSY2020-24 RECONF2020-60
(To be available after the conference date) [more] VLD2020-41 CPSY2020-24 RECONF2020-60
pp.13-18
CPSY, RECONF, VLD, IPSJ-ARC, IPSJ-SLDM [detail] 2021-01-25
10:15
Online Online An implementation and evaluation of Fast Fourier Transform on FPGA for High-performance Computing
Takaaki Miyajima, Tomohiro Ueno, Kentaro Sano (RIKEN) VLD2020-42 CPSY2020-25 RECONF2020-61
 [more] VLD2020-42 CPSY2020-25 RECONF2020-61
pp.19-24
RECONF 2020-09-10
13:55
Online Online RECONF2020-20 (To be available after the conference date) [more] RECONF2020-20
pp.7-12
IPSJ-SLDM, RECONF, VLD, CPSY, IPSJ-ARC [detail] 2020-01-22
11:25
Kanagawa Raiosha, Hiyoshi Campus, Keio University Task offloading from vector processor to FPGA through PCIe connection
Kohei Hijikata (Tohoku Univ.), Tomohiro Ueno (RIKEN), Ryusuke Egawa, Hiroyuki Takizawa (Tohoku Univ.), Kentaro Sano (RIKEN) VLD2019-55 CPSY2019-53 RECONF2019-45
(To be available after the conference date) [more] VLD2019-55 CPSY2019-53 RECONF2019-45
pp.7-11
RECONF 2019-09-20
10:40
Fukuoka KITAKYUSHU Convention Center Multi-threaded High-Level Synthesis for Bandwidth-intensive Applications
Jens Huthmann, Auter Podobas, Takaaki Miyajima, Atsushi Koshiba, Kentaro Sano (RIKEN) RECONF2019-30
Using stream computing on Field-Programmable Gate Arrays (FPGAs) has in the recent decades shown promise for practical ... [more] RECONF2019-30
pp.51-56
IPSJ-SLDM, RECONF, VLD, CPSY, IPSJ-ARC [detail] 2019-01-31
13:35
Kanagawa Raiosha, Hiyoshi Campus, Keio University VLD2018-87 CPSY2018-97 RECONF2018-61 (To be available after the conference date) [more] VLD2018-87 CPSY2018-97 RECONF2018-61
pp.95-99
IPSJ-SLDM, RECONF, VLD, CPSY, IPSJ-ARC [detail] 2019-01-31
15:05
Kanagawa Raiosha, Hiyoshi Campus, Keio University VLD2018-90 CPSY2018-100 RECONF2018-64 (To be available after the conference date) [more] VLD2018-90 CPSY2018-100 RECONF2018-64
pp.113-118
 Results 1 - 20 of 51  /  [Next]  
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan