IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 20 of 41  /  [Next]  
Committee Date Time Place Paper Title / Authors Abstract Paper #
SANE 2024-01-19
15:40
Miyagi
(Primary: On-site, Secondary: Online)
Derivation and flight verification of minimum-time takeoff paths for fixed-wing UAV
Katsumi Watanabe, Takuma Shibata, Masazumi Ueba (Muroran IT) SANE2023-102
While the use of Unnamed Aerial Vehicle(UAV) recently expands, the fixed-wing UAVs require a run way for take-off. To ov... [more] SANE2023-102
pp.69-74
ICSS 2023-11-16
14:55
Ishikawa IT Business Plaza Musashi and Online
(Primary: On-site, Secondary: Online)
A Study on Self Destructive Tamper Resistant Software utilizing Return-Oriented Programming (Part 3)
Kazuomi Oishi (SIST) ICSS2023-55
Self destructive tamper resistant software (SDTRS) is a tamper resistance technology that can protect a program by itsel... [more] ICSS2023-55
pp.30-34
ICM 2023-07-14
10:00
Hokkaido Sun Reflation Hakodate
(Primary: On-site, Secondary: Online)
Experimental comparison of software switches for data plane programming language P4 -- BMv2 and T4P4S --
Kazumi Kumazoe, Masahiro Shibata, Masato Tsuru (Kyutech) ICM2023-19
Due to its abstraction, the data-plane programming language P4 can work in various environments such as software switche... [more] ICM2023-19
pp.40-45
SS 2023-03-15
09:30
Okinawa
(Primary: On-site, Secondary: Online)
On Polynomial Interpretations Toward Termination of Logically Constrained Term Rewrite Systems with Bit Vector Arithmetic
Ayuka Matsumi, Naoki Nishida, Misaki Kojima, Donghoon Shin (Nagoya Univ.) SS2022-61
Logically constrained term rewrite systems with the bit-vector theory (BV-LCTRSs, for short) are useful as models of pro... [more] SS2022-61
pp.85-90
MBE, NC 2022-12-03
15:50
Osaka Osaka Electro-Communication University A RISC-V Soft-core Processor with Custom VLIW Extension for Spiking Neural Network Accelerator
Mingyang Li, Yuki Hayashida (Mie Univ.) MBE2022-40 NC2022-62
We aim to develop an embedded accelerator for spiking neural networks (SNN). In order to develop prototypes of various S... [more] MBE2022-40 NC2022-62
pp.86-91
SS 2022-03-08
11:35
Online Online Automatic Refactoring to Improve Readability in Scratch
Masahiro Kiuchi, Erina Makihara, Rei Wakamatsu, Keiko Ono (Doshisha Univ) SS2021-61
Scratch has a high degree of freedom and does not produce error messages, making it easy to introduce to beginners, but ... [more] SS2021-61
pp.115-120
SS 2020-03-04
15:10
Okinawa
(Cancelled but technical report was issued)
Transforming Programs with Exclusive Control into Logically Constrained Term Rewrite Systems
Misaki Kojima, Naoki Nishida, Yutaka Matsubara, Masahiko Sakai (Nagoya Univ.) SS2019-46
To apply Logically Constrained Term Rewrite Systems (LCTRSs, for short) to program verification, a previous work targets... [more] SS2019-46
pp.31-36
SS 2019-03-04
17:10
Okinawa   Formal STAMP Modelling toward Safety Verification of Hybrid Systems
Mitsuaki Tsuji, Toshinori Takai (NAIST), Masafumi Katahira, Naoki Ishihama (JAXA), Kazuki Kakimoto, Hajimu Iida (NAIST) SS2018-67
Safety-critical systems, for example, autonomous vehicles and space systems, are required to be safe and reliable. Recen... [more] SS2018-67
pp.91-96
MSS, CAS, IPSJ-AL [detail] 2018-11-13
15:15
Shizuoka   On formal verification of mathematical programming models by algebraic specifications
Masaki Nakamura, Kazutoshi Sakakibara (Toyama Pref. Univ.) CAS2018-76 MSS2018-52
To apply a solver for optimization problems, we need to formalize a problem into a form acceptable by the solver.
In th... [more]
CAS2018-76 MSS2018-52
pp.127-130
MSS, NLP
(Joint)
2018-03-13
14:55
Osaka   Deductive Verification of real-time safety properties for embedded assembly program using theorem prover Princess
Naoki Odajima (Kanazawa Univ.), Gakuhi Fukuda (Kanazawa Nishikigaoka), Satoshi Yamane (Kanazawa Univ.) MSS2017-84
It is important to verify both the correctness and real-time properties for embedded systems.
In this paper, we propos... [more]
MSS2017-84
pp.35-40
KBSE 2018-03-02
14:20
Okinawa   A Study on a Programming Framework for Self-Adaptive Systems -- Dynamic Verification Considering Time Constraints --
Hiroki Tsuda, Hiroyuki Nakagawa, Tatsuhiro Tsuchiya (Osaka Univ.) KBSE2017-59
Self-adaptive systems can adapt to environment changes and changes of internal conditions. In embedded systems that have... [more] KBSE2017-59
pp.121-126
ICTSSL, CAS 2018-01-26
10:00
Tokyo Kikai-Shinko-Kaikan Bldg. On a Development and introduction of Program Logic Verification Method based on Japanese Patent PA4958574
Hideaki Okazaki (SIT), Kunio Takai (TB) CAS2017-122 ICTSSL2017-49
In this report, we introduce the program logic verification method, from the viewpoint of mathematical dynamical systems... [more] CAS2017-122 ICTSSL2017-49
pp.63-68
ITS, IPSJ-ITS, IEE-ITS 2017-09-04
13:50
Toyama Toyama Institute of Information Systems A Fast Map-matching algorithm based on Global Optimization -- Dynamic Programming and a fast link connectivity verification --
Tatsuya Hamaoka (Fujitsu Ten), Masato Mizu, Takayoshi Yokota (Tottori Univ.) ITS2017-8
The location data from positioning devices, such as GPS, provides vital information for the probe car systems aiming at... [more] ITS2017-8
pp.17-22
SIP, CAS, MSS, VLD 2017-06-20
09:30
Niigata Niigata University, Ikarashi Campus Deductive Verification Method of real-time safety properties for embedded assembly program -- □≦TIME q = □(q∧(time≦TIME)) --
Satoshi Yamane (Kanazawa Univ.) CAS2017-12 VLD2017-15 SIP2017-36 MSS2017-12
It is important to verify both the correctness and real-time properties for embedded systems.
In this paper, we propos... [more]
CAS2017-12 VLD2017-15 SIP2017-36 MSS2017-12
pp.59-64
MSS 2017-03-16
11:20
Shimane Shimane Univ. Verification Methods of real-time properties for embedded assembly program -- Model checking and deductive verification for embedded program --
Satoshi Yamane (Kanazawa Univ.) MSS2016-83
It is important to verify both the correctness and real-time properties for embedded systems.
In this paper, we propos... [more]
MSS2016-83
pp.11-16
SS 2016-03-10
11:15
Okinawa   Program Verification Using Non-linear Loop Invariants Generated by Partially Applying an Extended Farkas' Lemma
Makishi Yanagisawa, Naoki Nishida, Masahiko Sakai (Nagoya Univ.) SS2015-81
To generate loop invariants, methods that, using Farkas' lemma, convert verification formulas obtained from a given temp... [more] SS2015-81
pp.31-36
MSS, CAS, IPSJ-AL [detail] 2015-11-20
14:20
Kagoshima Ibusuki CityHall Program syntesis from execution traces andt its program verification of distributed algorithms
Satoshi Yamane (Kanazawa Univ.) CAS2015-50 MSS2015-24
Distributed algorithms are executed on distributed systems such as cloud computing and P2P.
It is important to verify ... [more]
CAS2015-50 MSS2015-24
pp.35-40
MSS, CAS, SIP, VLD 2015-06-18
10:10
Hokkaido Otaru University of Commerce Software model checking of embedded assembly programs by symbolic execution
Ryosuke Konoshita, Satoshi Yamane (Kanazawa Univ.) CAS2015-15 VLD2015-22 SIP2015-46 MSS2015-15
We have developed a software verification system for embedded assembly programs.
It dynamically generates a model by th... [more]
CAS2015-15 VLD2015-22 SIP2015-46 MSS2015-15
pp.77-81
MSS 2015-03-06
10:25
Ishikawa IT Business Plaza Musashi Development of SMT-based model checker for assembly cords using interrupts reduction technique
Junpei Kobashi, Atsushi Takeshita, Satoshi Yamane, Kohei Sakurai (Kanazawa Univ.) MSS2014-100
Recently, embedded software has properties dependent on hardware (direct operation of address spaces, memory mapped I/O,... [more] MSS2014-100
pp.53-58
ICSS 2014-11-27
13:30
Miyagi Tohoku Gakuin University (Tagajo Campus) [Invited Talk] Introduction to Japan's Control System Security Center
Hideaki Kobayashi (CSSC) ICSS2014-51
CSSC was established in March 2012. At Tagajoi n May 2013,
CSSC constructed the testbed named CSS-Base6 for industrial... [more]
ICSS2014-51
pp.1-6
 Results 1 - 20 of 41  /  [Next]  
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan