IEICE Technical Report

Print edition: ISSN 0913-5685      Online edition: ISSN 2432-6380

Volume 107, Number 76

Integrated Circuits and Devices

Workshop Date : 2007-05-31 - 2007-06-01 / Issue Date : 2007-05-24

[PREV] [NEXT]

[TOP] | [2006] | [2007] | [2008] | [2009] | [2010] | [2011] | [2012] | [Japanese] / [English]

[PROGRAM] [BULK PDF DOWNLOAD]


Table of contents

ICD2007-17
Promotion of drowsy cache efficiency
Keni-chiro Ishikawa (Keio Univ.)
pp. 1 - 6

ICD2007-18
A Study on Control Scheme of Awake Time in Drowsy Caches
Ryotaro Kobayashi, Hideki Taniguchi, Toshio Shimada (Nagoya Univ.)
pp. 7 - 12

ICD2007-19
The Potential of Temperature-Aware Configurable Cache on Energy Reduction
Hamid Noori, Maziar Goudarzi, Koji Inoue, Kazuaki Murakami (Kyushu Univ.)
pp. 13 - 18

ICD2007-20
Effect of Data Prefetching on Chip MultiProcessor
Naoto Fukumoto, Tomonobu Mihara, Koji Inoue, Kazuaki Murakami (Kyushu Univ.)
pp. 19 - 24

ICD2007-21
Mutligrain Parallel Processing in SMP Execution Mode on a Multicore for Consumer Electronics
Masayoshi Mase, Daisuke Baba, Harumi Nagayama, Hiroaki Tano, Takeshi Masuura, Takamichi Miyamoto, Jun Shirako, Hirofumi Nakano, Keiji Kimura (Waseda Univ.), Tatsuya Kamei, Toshihiro Hattori, Atsushi Hasegawa (Renesas Technology), Masaki Ito, Makoto Satoh, Kunio Uchiyama (Hitachi Ltd.)
pp. 25 - 30

ICD2007-22
A 4320MIPS Four-Processor Core SMP/AMP with Individually Managed Clock Frequency for Low Power Consumption
Kiyoshi Hayase, Yutaka Yoshida, Tatsuya Kamei, Shinichi Shibahara, Osamu Nishii, Toshihiro Hattori, Atsushi Hasegawa (Renesas technology), Masashi Takada, Naohiko Irie, Kunio Uchiyama, Toshihiko Odaka (Hitachi Ltd.), Kiwamu Takada (Hitachi ULSI Systems Co. Ltd.), Keiji Kimura, Hironori Kasahara (Waseda Univ.)
pp. 31 - 35

ICD2007-23
[Invited Talk] The challenge of continually increasing computer power
Aiichiro Inoue (Fujitsu)
pp. 37 - 42

ICD2007-24
Improving Energy-efficiency of Canary-based DVS system
Toshinori Sato (Kyushu Univ), Yuji Kunitake (Kyushu Inst Tech)
pp. 43 - 48

ICD2007-25
A fine grain dynamic sleep control scheme in MIPS R3000
Naomi Seki, Yohei Hasegawa, Hideharu Amano (Keio Univ.), Naoaki Ohkubo, Seidai Takeda, Toshihiro Kashima, Toshiaki Shirai, Kimiyoshi Usami (Shibaura Inst. Tech.), Masaaki Kondo, Hiroshi Nakamura (U. of Tokyo)
pp. 49 - 54

ICD2007-26
A high-throughput, low-power FFT circuits for OFDM based wireless communication systems
Shinsuke Ushiki, Kazunori Shimizu, Koichi Nakamura, Satoshi Goto, Takeshi Ikenaga (Waseda Univ.)
pp. 55 - 60

ICD2007-27
Fast, Accurate Cache Simulation
Takatsugu Ono, Koji Inoue, Kazuaki Murakami (Kyushu Univ.)
pp. 61 - 66

ICD2007-28
Design Techniques of Wave Pipelines
Masa-aki Fukase, Tomoaki Sato (Hirosaki Univ.)
pp. 67 - 72

ICD2007-29
Evaluation of "Write Assurance Buffer" for Dynamic Timing-error Detection
Hidetsugu Irie (JST), Ken Sugimoto, Masahiro Goshima, Shuichi Sakai (Univ. of Tokyo)
pp. 73 - 78

ICD2007-30
The Concept of Innovative Power Control for Ultra Low-Power and High-Performance System LSIs
Hiroshi Nakamura (Univ. of Tokyo), Hideharu Amano (Keio Univ.), Kimiyoshi Usami (Shibaura Inst. Tech.), Mitaro Namiki (TUAT), Masashi Imai, Masaaki Kondo (Univ. of Tokyo)
pp. 79 - 84

ICD2007-31
GA-Based Assignment of Supply and Threshold Voltages and Interconnection Simplification for Low Power VLSI Design
Hasitha Muthumala Waidyasooriya, Masanori Hariyama, Michitaka Kameyama (Tohoku Univ.)
pp. 85 - 90

ICD2007-32
The Dynamic Instruction Scheduler for ALU Cascading
Kosuke Ogata, Jun Yao, Shinobu Miwa, Hajime Shimada, Shinji Tomita (Kyoto Univ.)
pp. 91 - 96

ICD2007-33
[Invited Talk] Architecture of the Highly Parallel Array Processor IMAPCAR and its technology perspective
Shorin Kyo (NEC)
pp. 97 - 102

ICD2007-34
Design of a highly parallel VLSI processor based on functional-unit-level packet data transfer scheme
Yoshichika Fujioka, Nobuhiro Tomabechi (Hachinohe Inst. Tech.), Michitaka Kameyama (Tohoku Univ.)
pp. 103 - 108

ICD2007-35
Crossbar-Connected Multi-Layer Topologies for 3-D Network-on-Chips
Hiroki Matsutani (Keio Univ.), Michihiro Koibuchi (NII), Hideharu Amano (Keio Univ.)
pp. 109 - 114

ICD2007-36
On-chip Network Architecture for Large Scale Reconfigurable Datapath
Keita Shimasaki, Takaaki Nagano, Hiroaki Honda, Farhad Mehdipour, Koji Inoue, Kazuaki Murakami (Kyushu Univ.)
pp. 115 - 120

Note: Each article is a technical report without peer review, and its polished version will be published elsewhere.


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan