Print edition: ISSN 0913-5685 Online edition: ISSN 2432-6380
[TOP] | [2011] | [2012] | [2013] | [2014] | [2015] | [2016] | [2017] | [Japanese] / [English]
VLD2014-153
A Fast Lithographic Mask Correction Algorithm
Ahmd Awad, Atsushi Takahashi (Tokyo Institute of Technology)
pp. 1 - 6
VLD2014-154
A cut-pattern reduction method for routing in Self-Aligned Double Patterning
Noriyuki Takahashi, Takeshi Ihara, Atsushi Takahashi (Tokyo Tech)
pp. 7 - 12
VLD2014-155
Faster Numberlink solution using possibilities of topological routing
Yuichiro Tanaka, Atsushi Takahashi (Tokyo Tech)
pp. 13 - 18
VLD2014-156
Zero-weighted Cycle Finding Method for Exchanging Pin Pair on Set-Pair Rouitng
Yuta Nakatani, Atsushi Takahashi (Tokyo Tech)
pp. 19 - 24
VLD2014-157
Symmetrical Routing based on Set-pair Routing and Mixed Integer Programming
Masato Ito, Qing Dong, Shigetoshi Nakatake (Univ. of Kitakyushu)
pp. 25 - 30
VLD2014-158
Area Minimization of One-Dimensional Layout for MOS Circuits by SAT Solver and Simulated Annealing
Hayato Mashiko, Yukihide Kohira (Univ. of Aizu)
pp. 31 - 36
VLD2014-159
Studies on Representation of Stacked Rectangular Dissections for 3D-LSI Floorplan
Kazufumi Kogai, Kunihiro Fujiyoshi (TUAT)
pp. 37 - 41
VLD2014-160
A High Stability and Low Leakage Current Six-Transistor CMOS SRAM Employing a Single Low Supply Voltage
Nobuaki Kobayashi, Ryusuke Ito, Koji Motojima, Tadayoshi Enomoto (Chuo Univ.)
pp. 43 - 48
VLD2014-161
A Processor-Level NBTI Mitigation Technique of Applying Anti-Aging Gate Control through Instruction Set Architecture
Song Bian, Michihiro Shintani (Kyoto Univ.), Zheng Wang (RWTH Aachen Univ.), Masayuki Hiromoto (Kyoto Univ.), Anupam Chattopadhyay (Nanyang Tech. Univ.), Takashi Sato (Kyoto Univ.)
pp. 49 - 54
VLD2014-162
A low-power soft error tolerant latch scheme
Saki Tajima, Youhua Shi, Nozomu Togawa, Masao Yanagisawa (Waseda Univ.)
pp. 55 - 60
VLD2014-163
Methodology for Reduction of Timing Margin by Considering Correlation between Process Variation and BTI
Michitarou Yabuuchi, Kazutoshi Kobayashi (Kyoto Inst. of Tech.)
pp. 61 - 66
VLD2014-164
ILP Based Synthesis for Area-Efficient Soft-Error Tolerant Datapaths
Junghoon Oh, Mineo Kaneko (JAIST)
pp. 67 - 72
VLD2014-165
Generation of Asynchronous Circuits from a High-level Synthesis Tool
Taichi Komine, Hiroshi Saito (University of Aizu)
pp. 73 - 78
VLD2014-166
A design of FIR filters using High Level Synthesis
-- A automated design of FIR filters --
Ryo Yamamoto, Naoya Okada, Noriyuki Minegishi (MELCO)
pp. 79 - 83
VLD2014-167
A Virtual/Real Combined Verification Method for FPGAs
Yoshimasa Ishino (MMS)
pp. 85 - 89
VLD2014-168
[Invited Talk]
Research in Industry and University for VLSI Design
Satoshi Goto (Waseda Univ.)
pp. 91 - 93
VLD2014-169
[Memorial Lecture]
Area Efficient Device-Parameter Estimation using Sensitivity-Configurable Ring Oscillator
Shoichi Iizuka, Yuma Higuchi, Masanori Hashimoto, Takao Onoye (Osaka Univ.)
p. 95
VLD2014-170
[Memorial Lecture]
A Performance Enhanced Dual-switch Network-on-Chip Architecture
Lian Zeng, Takahiro Watanabe (Waseda Univ.)
pp. 97 - 102
VLD2014-171
[Memorial Lecture]
A Length Matching Routing Method for Disordered Pins in PCB Design
Ran Zhang, Tieyuan Pan, Li Zhu, Takahiro Watanabe (Waseda Univ.)
pp. 103 - 108
VLD2014-172
[Memorial Lecture]
Microarchitectural-Level Statistical Timing Models for Near-Threshold Circuit Design
Jun Shiomi, Tohru Ishihara, Hidetoshi Onodera (Kyoto Univ.)
pp. 109 - 114
VLD2014-173
[Memorial Lecture]
A Bit-Write Reduction Method based on Error-Correcting Codes for Non-Volatile Memories
Masashi Tawada, Shinji Kimura, Masao Yanagisawa, Nozomu Togawa (Waseda Univ.)
p. 115
VLD2014-174
Physical Unclonable Function Using RTN-Induced Time-Dependent Frequency Variance in Ring Oscillator
Motoki Yoshinaga, Hiromitsu Awano, Masayuki Hiromoto, Takashi Sato (Kyoto Univ.)
pp. 117 - 122
VLD2014-175
On PLL Layouts Evaluation based on Transistor-array Style
Yuki Miura, Atsushi Nanri, Qing Dong, Shigetoshi Nakatake (Univ. of Kitakyushu)
pp. 123 - 128
VLD2014-176
Ground Bounce Suppressive Effect using Power Switch Driver to control Power Switch Rise Time
Tetsutaro Ohnishi, Kimiyoshi Usami (S.I.T.)
pp. 129 - 134
VLD2014-177
Optimization of sequential circuit in gate-level pipelined self-synchronous circuit design
Atsushi Ito, Makoto Ikeda (The Univ. of Tokyo)
pp. 135 - 140
VLD2014-178
LSI implementation of FEC for high-speed optical communication
Koji Miyanohana, Susumu Hirano, Hideo Yoshida, Yoshikuni Miyata, Kenya Sugihara, Kazuo Kubo, Yoshiaki Konishi, Kiyoshi Onohara, Noriyuki Minegishi, Takashi Sugihara (Mitsubishi Elec.)
pp. 141 - 146
VLD2014-179
Energy minimization by voltage choice targeted for logic synthesis in silicon on thin buried oxide
Jun Kawasaki, Kimiyoshi Usami (S.I.T.)
pp. 147 - 152
VLD2014-180
A parallel Algorithm for Realizing the Lax-Friedrichs Scheme in Computational Fluid Dynamics and its FPGA Implementation
Yusuke Haga, Shinobu Nagayama, Shin'ichi Wakabayashi, Masato Inagi (Hiroshima City Univ.)
pp. 153 - 158
VLD2014-181
An Evaluation of the Performance of a Multiplier in Error-detection/correction-framework
Satoshi Ohtsuki, Atsushi Takahashi (Tokyo Tech)
pp. 159 - 164
VLD2014-182
A Score-Based Hardware-Trojan Identification Method for Gate-Level Netlists
Masaru Oya, Youhua Shi, Masao Yanagisawa, Nozomu Togawa (Waseda Univ.)
pp. 165 - 170
VLD2014-183
Implementation and evaluation of architecture using lookup table for approximate computing
Shoichiro Sugiyama, tanvir ahmed, Yuko Hara-Azumi (Titech)
pp. 171 - 176
VLD2014-184
List-scheduling for tasks with execution time variation
Komei Nomura, Yasuhiro Takashima (Univ. of Kitakyushu)
pp. 177 - 182
Note: Each article is a technical report without peer review, and its polished version will be published elsewhere.