IEICE Technical Committee Submission System
Conference Schedule		 Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

Technical Committee on Dependable Computing (DC)  (Searched in: 2009)

Search Results: Keywords 'from:2010-03-26 to:2010-03-26'
[Go to Official DC Homepage (Japanese)] 
Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Ascending)
 Results 1 - 16 of 16  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
CPSY, DC, IPSJ-SLDM, IPSJ-EMB, IPSJ-UBI, IPSJ-MBL [detail] 2010-03-26
10:00		 Tokyo   Distributed storage with access limitation using Shibboleth
Yasushi Hirano (Nagoya Univ.) CPSY2009-81 DC2009-78		 Information Technology Center, Nagoya University joins the UPKI-Fed which is an academic federa-
tion for education and... [more]		 CPSY2009-81 DC2009-78
pp.1-4
CPSY, DC, IPSJ-SLDM, IPSJ-EMB, IPSJ-UBI, IPSJ-MBL [detail] 2010-03-26
10:20		 Tokyo   Design and Implementation of RDMA Controller with Ether-Forwarding Engine
Yosuke Sakai, Keisuke Imada (Keio Univ.), Jun Suzuki, Junichi Higuchi, Youichi Hidaka (NEC), Hideharu Amano (Keio Univ.) CPSY2009-82 DC2009-79		 EFE(Ether-Forwarding Engine) is a protocol controller which is under development by NEC for a new standard network inter... [more] CPSY2009-82 DC2009-79
pp.5-10
CPSY, DC, IPSJ-SLDM, IPSJ-EMB, IPSJ-UBI, IPSJ-MBL [detail] 2010-03-26
10:40		 Tokyo   A Task Placement Approach to Improve Ring-Bus Throughput by Using Traffic Information
Satoru Homma (TUT), Makoto Sugihara (TUT/JST) CPSY2009-83 DC2009-80		  [more] CPSY2009-83 DC2009-80
pp.11-16
CPSY, DC, IPSJ-SLDM, IPSJ-EMB, IPSJ-UBI, IPSJ-MBL [detail] 2010-03-26
11:55		 Tokyo   An FPGA Implementation of Line-Based Architecture 2-Dimensional Discrete Wavelet Transform Using Impulse C
Takaaki Miyajima (Keio Univ.), Masatoshi Arai (Calsonic Kansei), Hideharu Amano (Keio Univ.) CPSY2009-84 DC2009-81		 2 Dimensional DiscreteWavelet Transform(2D-DWT) that is used for Image compression on JPEG2000, makes theoretically less... [more] CPSY2009-84 DC2009-81
pp.147-152
CPSY, DC, IPSJ-SLDM, IPSJ-EMB, IPSJ-UBI, IPSJ-MBL [detail] 2010-03-27
14:50		 Tokyo   Quantitative Evaluation of Task-Switching Overhead in Cache Memory
Mitsunori Serizawa, Makoto Sugihara (TUT) CPSY2009-85 DC2009-82		 In the state-of-the-art computer systems trend, it is indispensable to have cache memory for high-speed processing,
an... [more]		 CPSY2009-85 DC2009-82
pp.303-308
CPSY, DC, IPSJ-SLDM, IPSJ-EMB, IPSJ-UBI, IPSJ-MBL [detail] 2010-03-27
15:20		 Tokyo   An Efficient Technique of Information Extraction Processing in Packet Data Management Infrastructure
Shinichi Ishida, Shingo Harashima (Keio Univ.), Hideyuki Kawashima (Univ. of Tsukuba), Michihiro Koibuchi (NII), Hiroaki Nishi (Keio Univ.) CPSY2009-86 DC2009-83		 We have proposed a service-oriented router (SoR), that supports not only packet transfer but also the collection of rich... [more] CPSY2009-86 DC2009-83
pp.309-314
CPSY, DC, IPSJ-SLDM, IPSJ-EMB, IPSJ-UBI, IPSJ-MBL [detail] 2010-03-27
15:40		 Tokyo   Query Optimization with Regular Expression Selection Operation on Packet Stream Processing
Hideyuki Kawashima (Univ. of Tsukuba), Michihiro Koibuchi (NII), Hiroaki Nishi (Keio Univ.) CPSY2009-87 DC2009-84		  [more] CPSY2009-87 DC2009-84
pp.315-320
CPSY, DC, IPSJ-SLDM, IPSJ-EMB, IPSJ-UBI, IPSJ-MBL [detail] 2010-03-27
16:00		 Tokyo   A Topology Decision Approach of IP Cores for Throughput Improvement of Application Specific NoC System
Hiroshi Uchikoshi (TUT), Makoto Sugihara (TUT/JST) CPSY2009-88 DC2009-85		 The continuous effort in shrinking the size of a transistor causes a wire delay to increase relatively faster than a gat... [more] CPSY2009-88 DC2009-85
pp.321-326
CPSY, DC, IPSJ-SLDM, IPSJ-EMB, IPSJ-UBI, IPSJ-MBL [detail] 2010-03-28
13:00		 Tokyo   Design of Look-Ahead Router for Low Latency Real-Time On-Chip Networks
Takuma Kogo, Nobuyuki Yamasaki (Keio Univ.) CPSY2009-89 DC2009-86		 Scheduling algorithms are very important to realize a real-time system by using large-scale chip multiprocessors (CMPs).... [more] CPSY2009-89 DC2009-86
pp.465-470
CPSY, DC, IPSJ-SLDM, IPSJ-EMB, IPSJ-UBI, IPSJ-MBL [detail] 2010-03-28
13:20		 Tokyo   A Case Study of Duplication Technique for SRAM-based FPGA
Kyohei Shiraishi, Motoki Amagasaki, Morihiro Kuga (Kumamoto Univ.), Nobuhisa Fujiyama, Michihiko Inukai (Toshiba), Toshinori Sueyoshi (Kumamoto Univ.) CPSY2009-90 DC2009-87		 SRAM-based Field Programmable Gate Array (FPGA) is widely used in various applications such as industrial electronic dev... [more] CPSY2009-90 DC2009-87
pp.471-476
CPSY, DC, IPSJ-SLDM, IPSJ-EMB, IPSJ-UBI, IPSJ-MBL [detail] 2010-03-28
13:55		 Tokyo   Enhancing Location Privacy in MobileIPv6 by Distributed Home Agents
Hiroyuki Takahashi, Takashi Minohara (Takushoku Univ.) CPSY2009-91 DC2009-88		 Mobile IP allows nodes to keep reachability and on-going connections to correspondent nodes while moving around in the I... [more] CPSY2009-91 DC2009-88
pp.477-482
CPSY, DC, IPSJ-SLDM, IPSJ-EMB, IPSJ-UBI, IPSJ-MBL [detail] 2010-03-28
14:15		 Tokyo   Development of a URL Filtering System for Ultra-high Speed Networks
Kenji Toda, Mamoru Sekiyama, Takaya Kubota (AIST) CPSY2009-92 DC2009-89		 The FPGA board having two DDR2 ports and six 10GbE ports is developed and implemented hybrid method using hash and binar... [more] CPSY2009-92 DC2009-89
pp.483-488
CPSY, DC, IPSJ-SLDM, IPSJ-EMB, IPSJ-UBI, IPSJ-MBL [detail] 2010-03-28
14:35		 Tokyo   A consideration of synthesis methods for easily testable parallel prefix adders
Shinichi Fujii, Naofumi Takagi (Nagoya Univ.) CPSY2009-93 DC2009-90		 Previously, synthesis methods of parallel prefix adders have been proposed. These methods primarily use circuit area and... [more] CPSY2009-93 DC2009-90
pp.489-493
CPSY, DC, IPSJ-SLDM, IPSJ-EMB, IPSJ-UBI, IPSJ-MBL [detail] 2010-03-28
11:15		 Tokyo   Design and Evaluation of An Instruction Scheduler for FU Array Processor
Kazuhiro Yoshimura, Munehisa Agari, Takashi Nakada, Yasuhiko Nakashima (NAIST) CPSY2009-94 DC2009-91		 Recently, we have proposed Linear Array Pipeline Processor (LAPP) that improves energy efficiency for various workloads ... [more] CPSY2009-94 DC2009-91
pp.511-516
CPSY, DC, IPSJ-SLDM, IPSJ-EMB, IPSJ-UBI, IPSJ-MBL [detail] 2010-03-28
11:35		 Tokyo   Design of Converting Linux LKM Device Driver into Concrete Process in AnT Operating System
Yutaka Shimazaki, Toshihiro Tabata, Yoshinari Nomura, Hideo Taniguchi (Okayama Univ.) CPSY2009-95 DC2009-92		 Recent OS has a large number of device drivers. It is important to reduce cost for developing new device drivers in OS d... [more] CPSY2009-95 DC2009-92
pp.517-522
CPSY, DC, IPSJ-SLDM, IPSJ-EMB, IPSJ-UBI, IPSJ-MBL [detail] 2010-03-28
11:55		 Tokyo   Design of Sophisticated Periodic Execution Control for Embedded Systems
Yuuki Furukawa, Toshihiro Tabata, Hideo Taniguchi (Okayama Univ.) CPSY2009-96 DC2009-93		 In embedded systems, a kind of the processing to be executed is limited, and a lot of processing are executed periodical... [more] CPSY2009-96 DC2009-93
pp.523-528
 Results 1 - 16 of 16  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan