IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

Technical Committee on Dependable Computing (DC)  (Searched in: 2013)

Search Results: Keywords 'from:2014-03-15 to:2014-03-15'

[Go to Official DC Homepage (Japanese)] 
Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Ascending)
 Results 1 - 17 of 17  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
CPSY, IPSJ-EMB, IPSJ-SLDM, DC [detail] 2014-03-15
17:40
Okinawa   Developing an evaluation kit of a dependable NoC platform for automotive applications
Kazuki Nakai, Mutsuki Koizumi, Tomohiro Yoneda (NII) CPSY2013-105 DC2013-92
A centralized ECU (Electronic Control Unit), where a many-core system
functions as a set of several conventional automo... [more]
CPSY2013-105 DC2013-92
pp.133-138
CPSY, IPSJ-EMB, IPSJ-SLDM, DC [detail] 2014-03-15
18:05
Okinawa   Design and implementation of tamper-resistant authentication system for vehicle installation using PUF and side-channel attacks resistant AES.
Masashi Nakano, Shintaro Ukai, Megumi Shibatani, Takaya Kubota, Mitsuru Shiozaki, Takeshi Fujino (Ritsumeikan Univ.) CPSY2013-106 DC2013-93
Recently, IC chips implementing encryption circuit is widely used in various applications such as electronic money, cred... [more] CPSY2013-106 DC2013-93
pp.139-144
CPSY, IPSJ-EMB, IPSJ-SLDM, DC [detail] 2014-03-16
09:00
Okinawa   The design and implementation of area-efficient processor "Raishodo"
Akifumi Fujita, Naruki Kurata (Univ. of Tokyo), Ryota Shioya (Nagoya Univ.), Masahiro Goshima, Shuichi Sakai (Univ. of Tokyo) CPSY2013-107 DC2013-94
Although a superscalar processor has high perfomance, its circuit area is very large. Area reduction of a superscalar p... [more] CPSY2013-107 DC2013-94
pp.229-234
CPSY, IPSJ-EMB, IPSJ-SLDM, DC [detail] 2014-03-16
09:25
Okinawa   Accelerating Breadth First Search on GPU-BOX
Takuji Mitsuishi, Shimpei Nomura, Takaaki Miyajima (Keio Univ.), Jun Suzuki, Yuki Hayashi, Masaki Kan (NEC), Hideharu Amano (Keio Univ.) CPSY2013-108 DC2013-95
The graph analysis has been applied in various fields related to big-data processing and actively researched in recent y... [more] CPSY2013-108 DC2013-95
pp.235-240
CPSY, IPSJ-EMB, IPSJ-SLDM, DC [detail] 2014-03-16
09:50
Okinawa   Voltage control considering the chip temperature in the three-dimensional stacked multi-core processors
Yu Fujita, Yusuke Koizumi, Rie Uno, Hideharu Amano (Keio Univ.) CPSY2013-109 DC2013-96
Cube-1 is a prototype heterogeneous multiprocessor using inductive coupling wireless TCI (Through Chip Interface). Since... [more] CPSY2013-109 DC2013-96
pp.241-246
CPSY, IPSJ-EMB, IPSJ-SLDM, DC [detail] 2014-03-16
10:15
Okinawa   A Preliminary Study on Energy Saving of Personal ICT Equipment by User Recognition
Thang Cao, Masaaki Kondo, Hiroshi Nakamura (Univ. of Tokyo) CPSY2013-110 DC2013-97
 [more] CPSY2013-110 DC2013-97
pp.247-252
CPSY, IPSJ-EMB, IPSJ-SLDM, DC [detail] 2014-03-16
10:50
Okinawa   HPC interconnect for high topological embeddability by supplementary optical circuit switches
Ryuta Kawano (Keio Univ.), Ikki Fujiwara (NII), Hiroki Matsutani, Hideharu Amano (Keio Univ.), Michihiro Koibuchi (NII) CPSY2013-111 DC2013-98
Our goal is to run multiple parallel applications that have various communication patterns among participating processes... [more] CPSY2013-111 DC2013-98
pp.253-258
CPSY, IPSJ-EMB, IPSJ-SLDM, DC [detail] 2014-03-16
11:15
Okinawa   Packet Routing for Throughput Enhancement using Responsive Link
Shuma Hagiwara, Yusuke Kumura, Nobuyuki Yamasaki (Keio Univ.) CPSY2013-112 DC2013-99
Since distributed real-time system require real-time property on communication between nodes, packet routing which takes... [more] CPSY2013-112 DC2013-99
pp.259-264
CPSY, IPSJ-EMB, IPSJ-SLDM, DC [detail] 2014-03-16
11:40
Okinawa   Implementation of TCP/IP Protocol Stack on Responsive Link
Yusuke Hatori, Rikuhei Ueda, Keigo Mizotani, Yusuke Kumura, Nobuyuki Yamasaki (Keio Univ.) CPSY2013-113 DC2013-100
Distributed real-time systems including robot control are required real-time constraints on network. Responsive Link is ... [more] CPSY2013-113 DC2013-100
pp.265-270
CPSY, IPSJ-EMB, IPSJ-SLDM, DC [detail] 2014-03-16
12:05
Okinawa   Evaluation of Simple Routing Method for Reverse k-Nearest Neighbor Queries in Spatial Networks
Yusuke Gotoh (Okayama Univ.) CPSY2013-114 DC2013-101
In this paper, we propose and evaluate the simple routing method for reverse k-nearest neighbor queries in spatial netwo... [more] CPSY2013-114 DC2013-101
pp.271-276
CPSY, IPSJ-EMB, IPSJ-SLDM, DC [detail] 2014-03-16
13:40
Okinawa   Evaluation of Performance Improvement Rate on Multi-core Tender
Takahiro Yamamoto, Toshihiro Yamauchi, Hideo Taniguchi (Okayama Univ.) CPSY2013-115 DC2013-102
Multi-core processors are widely used in modern embeded systems because higher and higher processing throughput is requi... [more] CPSY2013-115 DC2013-102
pp.277-282
CPSY, IPSJ-EMB, IPSJ-SLDM, DC [detail] 2014-03-16
14:05
Okinawa   Evaluation of Multi Core Oriented Microkernel Architecture OS for Distributing OS Processing
Takeshi Sakoda, Toshihiro Yamauchi, Hideo Taniguchi (Okayama Univ.) CPSY2013-116 DC2013-103
As increasing of the number of required processing, multi core processors have been focused on the embedded systems. It ... [more] CPSY2013-116 DC2013-103
pp.283-288
CPSY, IPSJ-EMB, IPSJ-SLDM, DC [detail] 2014-03-16
14:30
Okinawa   A parallelizing compiler cooperative acceleration technique of multicore architecture simulation using a statistical method
Gakuho Taguchi, Keiji Kimura, Hironori Kasahara (Waseda Univ.) CPSY2013-117 DC2013-104
A parallelizing compiler cooperative acceleration technique for multicore architecture simulation is proposed in this pa... [more] CPSY2013-117 DC2013-104
pp.289-294
CPSY, IPSJ-EMB, IPSJ-SLDM, DC [detail] 2014-03-16
14:55
Okinawa   HW/SW Hybrid Design Environment for a Cooperative System of Android Application and FPGA -- A case study in Project Based Learning (PBL) class --
Takeshi Ohkawa, Soshi Takano, Daichi Uetake, Takashi Yokota, Kanemitsu Ootsu (Utsunomiya Univ.) CPSY2013-118 DC2013-105
A HW/SW hybrid design environment for operating a circuit implemented on an FPGA is discussed. The authors have develope... [more] CPSY2013-118 DC2013-105
pp.295-300
CPSY, IPSJ-EMB, IPSJ-SLDM, DC [detail] 2014-03-16
15:20
Okinawa   Study of Visible Light Beacon-Based Crime Prevention system
Kyosuke Kageyama, Toshiya Honda, Kazuho Nakagawa, Takeshi Kumaki, Takeshi Fujino (Ritsumeikan) CPSY2013-119 DC2013-106
Recently, several crimes using the camera-embedded mobile machinery have occurred. Inpaticular, a
peeping and digital s... [more]
CPSY2013-119 DC2013-106
pp.301-306
CPSY, IPSJ-EMB, IPSJ-SLDM, DC [detail] 2014-03-16
15:55
Okinawa   Template Attack in Frequency Domein and Its Evaluation
Yusuke Nozaki, Masaya Yoshikawa (Meijo Univ.) CPSY2013-120 DC2013-107
The encryption standard, such as AES, is certified that its decryption is computationally impossible. However, it was re... [more] CPSY2013-120 DC2013-107
pp.307-312
CPSY, IPSJ-EMB, IPSJ-SLDM, DC [detail] 2014-03-16
16:20
Okinawa   Access Control of File System on Security Barrier Device
Kenji Toda, Ichiro Ebihara, Koji Segawa, Koichi Takahashi, Kazukuni Kobara (AIST) CPSY2013-121 DC2013-108
Security Barrier Device, a hardware attachment to PC and control system for protecting critical data from malware, is un... [more] CPSY2013-121 DC2013-108
pp.313-318
 Results 1 - 17 of 17  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan