IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

Technical Committee on Integrated Circuits and Devices (ICD)  (Searched in: 2006)

Search Results: Keywords 'from:2007-03-07 to:2007-03-07'

[Go to Official ICD Homepage (Japanese)] 
Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Ascending)
 Results 21 - 40 of 52 [Previous]  /  [Next]  
Committee Date Time Place Paper Title / Authors Abstract Paper #
ICD, VLD 2007-03-08
11:10
Okinawa Mielparque Okinawa A Clock Deskew Method Using Statisical Presumption
Naoki Ootani, Yuko Hashizume, Yasuhiro Takashima (Univ. of Kitayushu), Yuichi Nakamura (NEC)
In deep-submicron technology, process variations can severely affect the performance and the yield of VLSI chips. As a c... [more] VLD2006-126 ICD2006-217
pp.43-48
ICD, VLD 2007-03-08
11:30
Okinawa Mielparque Okinawa A Clock Tree Synthesis Method by Using CAD Tools for General-synchronous Circuits
Yousuke Harada, Hiroyoshi Hashimoto, Yukihide Kohira, Atsushi Takahashi (Tokyo Tech.)
 [more] VLD2006-127 ICD2006-218
pp.49-53
ICD, VLD 2007-03-08
11:50
Okinawa Mielparque Okinawa Low Power and High Speed Clock Distribution Technique for 90-nm CMOS LSIs
Yousuke Hagiwara, Suguru Nagayama, Nobuaki Kobayashi, Tadayoshi Enomoto (Chuo Univ.)
 [more] VLD2006-128 ICD2006-219
pp.55-60
ICD, VLD 2007-03-08
13:10
Okinawa Mielparque Okinawa The Potential Router
Yoji Kajitani (Univ. of Kitakyushu)
 [more] VLD2006-129 ICD2006-220
pp.61-66
ICD, VLD 2007-03-08
13:30
Okinawa Mielparque Okinawa Escape Fitting between a Pair of Pin-Sets
Masato Inagi, Yasuhiro Takashima, Yoji Kajitani (Univ. of Kitakyushu)
 [more] VLD2006-130 ICD2006-221
pp.67-72
ICD, VLD 2007-03-08
13:50
Okinawa Mielparque Okinawa BGA Routing by The Potential Router
Takayuki Hiromatsu, Masato Inagi, Yasuhiro Takashima, Yoji Kajitani (Univ. of Kitakyushu)
As the number of devices in an LSI chip becomes larger, the number of package pins also becomes larger. To fold the pins... [more] VLD2006-131 ICD2006-222
pp.73-78
ICD, VLD 2007-03-08
14:10
Okinawa Mielparque Okinawa Automatic routing methods which make modification after routing easy
Toshihiko Yokomaru, Takahide Yoshikawa, Yuzi Kanazawa (Fujitsu Labs.)
In LSI designing with automatic routing tools, correcting logics or routing results after automatic routing is necessary... [more] VLD2006-132 ICD2006-223
pp.79-84
ICD, VLD 2007-03-08
14:30
Okinawa Mielparque Okinawa Relocation Method for Circuit Modification
Kunihiko Yanagibashi, Yasuhiro Takashima (Univ. of Kitakyushu), Yuichi Nakamura (NEC)
In this paper, we propose a novel migration method when the circuit with its placement is modified. In the method, its ... [more] VLD2006-133 ICD2006-224
pp.85-90
ICD, VLD 2007-03-08
15:10
Okinawa Mielparque Okinawa A CAM Emulator Using Look-Up Table Cascades
Hiroki Nakahara, Tsutomu Sasao, Munehiro Matsuura (Kyushu Inst. of Tech.)
An address table relates k different registered vectors to the addresses from 1 to k.
An address generation function re... [more]
VLD2006-134 ICD2006-225
pp.91-96
ICD, VLD 2007-03-08
15:30
Okinawa Mielparque Okinawa Design Method of Radix Converters Using Arithmetic Decompositions (3)
Yukihiro Iguchi (Meiji Univ.), Tsutomu Sasao, Munehiro Matsuura (KIT), Toshikazu Aoyama (Meiji Univ.)
In digital signal processing, radixes other than two are often used
for high-speed computation.
In the computation f... [more]
VLD2006-135 ICD2006-226
pp.97-102
ICD, VLD 2007-03-08
15:50
Okinawa Mielparque Okinawa Design of RSA Encryption circuit with embedded Fixed Private Key using Via Programmable Logic VPEX
Hiroshi Shimomura, Kazuki Okuyama, Akihiro Nakamura, Takeshi Fujino (Ritsumei Univ.)
We have been studied the Via Programmable Logic Architecture VPEX (Via Programmable Logic using EXOR Array) . As similar... [more] VLD2006-136 ICD2006-227
pp.103-108
ICD, VLD 2007-03-08
16:10
Okinawa Mielparque Okinawa Programmable CMOS Analog Circuit with Body Biasing
Youhei Ide, Toru Fujimura, Shinya Takeshita, Masatoshi Nakamura, Shigetoshi Nakatake (Univ. of Kitakyushu)
 [more] VLD2006-137 ICD2006-228
pp.109-114
ICD, VLD 2007-03-08
16:30
Okinawa Mielparque Okinawa Novel fast digital background calibration for pipelined ADC's
Takashi Oshima (Hitachi), Cheonguyrn Tsang, Cheonguyrn Tsang (UC Berkeley)
The high-speed high-resolution ADC is a key device for the next-generation wireless systems. The digital background cali... [more] VLD2006-138 ICD2006-229
pp.115-120
ICD, VLD 2007-03-08
17:10
Okinawa Mielparque Okinawa [Invited Talk] Measurements and reduction of power line noises in SoCs
Makoto Ikeda, Kunihiro Asada (Tokyo Univ.)
This paper describes power bounce measurement technique in SoCs and active substrate noise reduction techniques. Noise m... [more] VLD2006-139 ICD2006-230
pp.121-126
ICD, VLD 2007-03-09
08:40
Okinawa Mielparque Okinawa Easily Testable Multiplier with 4-2 Adder Tree
Nobutaka Kito, Kensuke Hanai, Naofumi Takagi (Nagoya Univ.)
The growth of the scale of VLSI designs makes test cost of VLSI chips expensive. Techniques of test cost reduction are r... [more] VLD2006-140 ICD2006-231
pp.1-6
ICD, VLD 2007-03-09
09:00
Okinawa Mielparque Okinawa Effect of the Number of Wiring Layers on the Chip Area of Multipliers
Hirotaka Kawashima, Naofumi Takagi, Kazuyoshi Takagi (Nagoya Univ.)
The number of metal layers usable for wiring is increasing because of the progress of manufacturing technologies of VLSI... [more] VLD2006-141 ICD2006-232
pp.7-11
ICD, VLD 2007-03-09
09:20
Okinawa Mielparque Okinawa A Combined Circuit for Multiplication and Inversion in GF(2^m) Based on the Extended Euclid's Algorithm
Katsuki Kobayashi, Naofumi Takagi (Nagoya Univ.)
A combined circuit for multiplication and inversion in
$\mathrm{GF}(2^m)$ is proposed.
In contrast with previously pr... [more]
VLD2006-142 ICD2006-233
pp.13-18
ICD, VLD 2007-03-09
09:40
Okinawa Mielparque Okinawa A Study of Fast Projective Transformation Method
Yoshinori Yamada, Yasuhide Kimura, Daisuke Itou, Tomoyuki Yokogawa, Yoichiro Sato, Michiyoshi Hayase (Okayama Prefectural Univ.)
 [more] VLD2006-143 ICD2006-234
pp.19-24
ICD, VLD 2007-03-09
10:00
Okinawa Mielparque Okinawa On an Optimality of a Sampling Circuit for Liquid Crystal Displays
Shingo Takahashi, Shuji Tsukiyama (Chuo Univ.), Masanori Hashimoto (Osaka Univ.), Isao Shirakawa (University of Hyogo)
 [more] VLD2006-144 ICD2006-235
pp.25-30
ICD, VLD 2007-03-09
10:20
Okinawa Mielparque Okinawa A Consideration of MPEG-A Photo Player Meta-data Generation System Design with Hardware Acceleration for Mobile Devices
Masato Motohashi, Shunitsu Kohara, Nozomu Togawa, Masao Yanagisawa, Tatsuo Ohtsuki (Waseda Univ.)
 [more] VLD2006-145 ICD2006-236
pp.31-36
 Results 21 - 40 of 52 [Previous]  /  [Next]  
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan