IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

Technical Committee on Computer Systems (CPSY)  (Searched in: 2015)

Search Results: Keywords 'from:2015-08-04 to:2015-08-04'

[Go to Official CPSY Homepage] 
Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Ascending)
 Results 1 - 20 of 29  /  [Next]  
Committee Date Time Place Paper Title / Authors Abstract Paper #
CPSY, DC, IPSJ-ARC
(Joint) [detail]
2015-08-04
09:30
Oita B-Con Plaza (Beppu) The Network-on-Chip Optimization By Using Of Genetic Algorithm
Daichi Murakami, Kei Hiraki (UTokyo) CPSY2015-16
Hetero-NoC is a new design of Network-on-Chip (NoC) which achieves lower latency without increasing the amount of resour... [more] CPSY2015-16
pp.1-6
CPSY, DC, IPSJ-ARC
(Joint) [detail]
2015-08-04
10:00
Oita B-Con Plaza (Beppu) Design Space Exploration of Computational Photography Accelerator
Yuttakon Yuttakonkit, Tran Thi Hong, Shinya Takamaeda, Yasuhiko Nakashima (NAIST) CPSY2015-17
Computational photography applications use image processing to extract quality improvement or addi- tional features. Ins... [more] CPSY2015-17
pp.7-12
CPSY, DC, IPSJ-ARC
(Joint) [detail]
2015-08-04
13:30
Oita B-Con Plaza (Beppu) Implementation and Evaluation of Near Memory Processing Architecture on FPGA
Tadahiro Edamoto, Thi Hong Tran, Shinya Takamaeda, Yasuhiko Nakashima (NAIST) CPSY2015-18
 [more] CPSY2015-18
pp.41-45
CPSY, DC, IPSJ-ARC
(Joint) [detail]
2015-08-04
14:00
Oita B-Con Plaza (Beppu) Evaluation of ARM-EMAX tightly coupled accelerator on Zynq
Shohei Takeuchi, Thi Hong Tran, Shinya Takamaeda, Yasuhiko Nakashima (NAIST) CPSY2015-19
We focus on the data reusability of stencil computations on a previously proposed memory-network based accelerator, name... [more] CPSY2015-19
pp.47-52
CPSY, DC, IPSJ-ARC
(Joint) [detail]
2015-08-04
14:30
Oita B-Con Plaza (Beppu) A Feasibility Study on Implementing Micro-ITRON Task Scheduler by Wired-logic
Kouichi Araki (Godai Kaihatsu), Tomoaki Ukezono (Fukuoka Univ.) CPSY2015-20
Software overheads which are caused by task scheduler inside operating systems have possibility of fluctuation. It impai... [more] CPSY2015-20
pp.53-58
CPSY, DC, IPSJ-ARC
(Joint) [detail]
2015-08-04
15:45
Oita B-Con Plaza (Beppu) Random memory network design for Hybrid Memory Cubes
Daichi Fujiki, Hiroki Matsutani (Keio Univ.), Michihiro Koibuchi (NII), Hideharu Amano (Keio Univ.) CPSY2015-21
(To be available after the conference date) [more] CPSY2015-21
pp.65-70
CPSY, DC, IPSJ-ARC
(Joint) [detail]
2015-08-04
17:00
Oita B-Con Plaza (Beppu) Multiple-length multiplication for the GPU
Takumi Honda, Yasuaki Ito, Koji Nakano (Hiroshima Univ.) CPSY2015-22
 [more] CPSY2015-22
pp.79-84
CPSY, DC, IPSJ-ARC
(Joint) [detail]
2015-08-04
17:30
Oita B-Con Plaza (Beppu) An Effective Scheduling of Data Transfer for GPU Applications
Kazuma Ono, Ryo Takeshima, Tomoaki Tsumura (Nagoya Inst. of Tech.) CPSY2015-23
Utilizing a GPU to perform general purpose computation is called GPGPU.
The high theoretical performance of GPU draws ... [more]
CPSY2015-23
pp.85-90
CPSY, DC, IPSJ-ARC
(Joint) [detail]
2015-08-04
18:00
Oita B-Con Plaza (Beppu) A Parallel Algorithm for LZW decompression, with GPU implementation
Shunji Funasaka, Yasuaki Ito, Koji Nakano (Hiroshima Univ.) CPSY2015-24
 [more] CPSY2015-24
pp.91-96
CPSY, DC, IPSJ-ARC
(Joint) [detail]
2015-08-04
18:30
Oita B-Con Plaza (Beppu) Acceleration of Large-scale Interconnection Network Simulator by Using GPU
Yuki Suzuki, Takashi Yokota, Kanemitsu Ootsu, Takeshi Ohkawa (Utsunomiya Univ.) CPSY2015-25
When the large-scale parallel computing system that uses a lot of computing nodes aims at performance improvement, inter... [more] CPSY2015-25
pp.97-102
CPSY, DC, IPSJ-ARC
(Joint) [detail]
2015-08-05
10:45
Oita B-Con Plaza (Beppu) Testbeds of a Highly Reliable Method for CANs in High Electromagnetic Environments
Muneyuki Nakamura, Mamoru Ohara (Tokyo Metropolitan Univ.), Masayuki Arai (Nihon Univ.), Aromhack Saysanasongkham, Kazuya Sakai, Satoshi Fukumoto (Tokyo Metropolitan Univ.) CPSY2015-26 DC2015-22
In controller area networks (CANs) on the modern electronic vehicles (EVs) and hybrid vehicles (HVs), the noise level ca... [more] CPSY2015-26 DC2015-22
pp.129-136(CPSY), pp.1-8(DC)
CPSY, DC, IPSJ-ARC
(Joint) [detail]
2015-08-05
11:15
Oita B-Con Plaza (Beppu) Fast single stream secure transport using AES-CTR mode
Takeshi Fukunaga, Kei Hiraki (UTokyo) CPSY2015-27 DC2015-23
Recently, the opportunity of transferring a huge file which includes private information is increasing.
In order to ach... [more]
CPSY2015-27 DC2015-23
pp.137-142(CPSY), pp.9-14(DC)
CPSY, DC, IPSJ-ARC
(Joint) [detail]
2015-08-05
11:45
Oita B-Con Plaza (Beppu) Topology Alterable NoC with fault tolerance
Seiichi Tade (Keio Univ.), Michihiro Koibuchi (NII), Hiroki Matsutani, Hideharu Amano (Keio Univ.) CPSY2015-28 DC2015-24
(To be available after the conference date) [more] CPSY2015-28 DC2015-24
pp.143-148(CPSY), pp.15-20(DC)
CPSY, DC, IPSJ-ARC
(Joint) [detail]
2015-08-05
14:30
Oita B-Con Plaza (Beppu) Efficient Thread Control Method for Parallel Loop Processing by Dynamic Binary Translation
Hiroyuki Obuchi, Kanemitsu Ootsu, Takeshi Ohkawa, Takashi Yokota (Utsunomiya Univ.) CPSY2015-29
In order to effectively utilize the performance of multicore processors spreading commonly at present, it is an importan... [more] CPSY2015-29
pp.155-160
CPSY, DC, IPSJ-ARC
(Joint) [detail]
2015-08-05
15:15
Oita B-Con Plaza (Beppu) On-The-Fly Automated Storage Tiering with Proactive and Observational Migration
Kazuichi Oe (FUJITSU LABO.), Takeshi Nanri, Koji Okamura (Kyushu Univ.) CPSY2015-30
In a previous workload study, we found the characteristic Input-Output (IO) concentration to be ap-
proximately several... [more]
CPSY2015-30
pp.161-166
CPSY, DC, IPSJ-ARC
(Joint) [detail]
2015-08-05
15:45
Oita B-Con Plaza (Beppu) Distributed Key Value Store for Resource Disaggregated Architecture
Masaki Kan, Jun Suzuki, Yuki Hayashi, Takashi Yoshikawa, Shinya Miyakawa (NEC Corp.) CPSY2015-31
We present RDStore, a new distributed data storage, designed for a resource-disaggregated architecture and NVMe storage ... [more] CPSY2015-31
pp.167-172
CPSY, DC, IPSJ-ARC
(Joint) [detail]
2015-08-05
16:15
Oita B-Con Plaza (Beppu) Fragmentation-aware Write Optimization for Flash SSDs
Shugo Ogawa, Takuya Araki (NEC) CPSY2015-32
Flash SSDs are becoming available to the purpose of storing stream data from many devices with an increase in capacity a... [more] CPSY2015-32
pp.173-178
CPSY, DC, IPSJ-ARC
(Joint) [detail]
2015-08-05
17:00
Oita B-Con Plaza (Beppu) An Implementation of the Master-Worker based Parameter Server and its Application to BESOM
Meigi Rei (U of Tsukuba), Yusuke Tanimura, Yuuji Ichisugi, Hidemoto Nakada (AIST) CPSY2015-33
We have been proposing a computational model of the cerebral cortex called BESOM. BESOMmodels the cerebral cortex as Bay... [more] CPSY2015-33
pp.179-184
CPSY, DC, IPSJ-ARC
(Joint) [detail]
2015-08-05
17:30
Oita B-Con Plaza (Beppu) A Cache Hierarchy in Kernel and NIC for NOSQL Acceleration
Yuta Tokusashi, Hiroki Matsutani (Keio Univ.) CPSY2015-34
(To be available after the conference date) [more] CPSY2015-34
pp.185-190
CPSY, DC, IPSJ-ARC
(Joint) [detail]
2015-08-05
18:00
Oita B-Con Plaza (Beppu) Data Management Method for Data Processing Middleware Using GPUs
Jun Suzuki (NEC/The University of Tokyo), Masaki Kan, Yuki Hayashi, Shinya Miyakawa (NEC), Masaru Kitsuregawa (The University of Tokyo) CPSY2015-35
(To be available after the conference date) [more] CPSY2015-35
pp.191-196
 Results 1 - 20 of 29  /  [Next]  
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan