IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 7 of 7  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
VLD, DC, CPSY, RECONF, CPM, ICD, IE, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC
(Joint) [detail]
2018-12-05
15:05
Hiroshima Satellite Campus Hiroshima Horizontal Wireless Bus for Free-Form SiP
Junichiro Kadomoto, Hidetsugu Irie, Shuichi Sakai (The Univ. of Tokyo) VLD2018-46 DC2018-32
We propose a wireless bus interface which connects chips integrated side by side wirelessly. Implementing large coils an... [more] VLD2018-46 DC2018-32
pp.43-48
SDM 2017-02-06
13:35
Tokyo Tokyo Univ. [Invited Talk] Electrical coupling of stacked transistors in monolithic three-dimensional inverters and its dependence on the interlayer dielectric thickness
Junichi Hattori, Koichi Fukuda, Toshifumi Irisawa, Hiroyuki Ota, Tatsuro Maeda (AIST) SDM2016-143
We study the electrical coupling of stacked transistors in monolithic three-dimensional (3D) inverters and investigate i... [more] SDM2016-143
pp.23-28
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]
2011-11-30
09:00
Miyazaki NewWelCity Miyazaki A Circuit Partitioning Strategy for 3-D Integrated Floating-point Multipliers
Kazushige Kawai, Jubee Tada (Yamagata Univ.), Ryusuke Egawa, Hiroaki Kobayashi (Tohoku Univ.), Gensuke Goto (Yamagata Univ.) CPM2011-162 ICD2011-94
Three-dimensional (3-D) integration technologies are attractive for enhancing the speed of the arithmetic circuits. To i... [more] CPM2011-162 ICD2011-94
pp.67-72
ICD 2010-12-17
15:15
Tokyo RCAST, Univ. of Tokyo A Circuit Partitioning Strategy for 3-D Integrated Multipliers
Kazuhito Sakai, Jubee Tada (Yamagata Univ.), Ryusuke Egawa, Hiroaki Kobayashi (Tohoku Univ.), Gensuke Goto (Yamagata Univ.) ICD2010-125
Three-dimensional(3-D) integration technologies attract a lot of attention to further enhance the performance of the LSI... [more] ICD2010-125
pp.153-158
MSS, CAS 2010-11-18
13:00
Osaka Kansai Univ. On the Complexity of Three-Dimensional Orthogonal Face Routing
Satoshi Tayu, Shuichi Ueno (Tokyo Inst. of Tech.) CAS2010-68 CST2010-41
The 3-D switchbox routing is a fundamental problem on the physical design of 3-D integrated circuits. The 3-D channel is... [more] CAS2010-68 CST2010-41
pp.19-24
EMT, OPE, MW, IEE-EMT [detail] 2010-07-30
13:25
Hokkaido Hokkaido Univ. Field Analysis for 3-D Optical Waveguide with Thin-film Multilayer Structure based on Equivalent Network
Daisuke Kaise, Takaharu Hiraoka, Jui-Pang Hsu, Tetsuo Anada (Kanagawa Univ.) MW2010-63 OPE2010-48
Rigorous analysis of step discontinuities for 3-D optical waveguides is needed for the exact design of optical integrate... [more] MW2010-63 OPE2010-48
pp.211-216
MW 2008-11-21
14:00
Nagasaki Nagasaki-Univ. Field Analysis of 3-D Optical Waveguide at Step Discontinuity based on Equivalent Network
Yasuhiro Hasegawa, Takaharu Hiraoka, Jui-Pang Hsu (Kanagawa Univ.) MW2008-141
Exact analysis of 3-D optical waveguide step discontinuity is important for exact design of optical integrated circuit. ... [more] MW2008-141
pp.131-136
 Results 1 - 7 of 7  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan