IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 20 of 22  /  [Next]  
Committee Date Time Place Paper Title / Authors Abstract Paper #
EE 2024-01-18
13:05
Kagoshima
(Primary: On-site, Secondary: Online)
Experimental Verification of Isolated Multilevel Virtual Conductor with Bidirectional Dual Active Bridge Converter
Yasushi Eto, Yuichi Noge, Masahito Shoyama (Kyushu Univ.), Tadatoshi Babasaki (NTT-US) EE2023-40
This paper experimentally confirms the performance of an isolated multilevel virtual conductor (MLVC). MLVC is a decentr... [more] EE2023-40
pp.1-6
CAS, MSS, IPSJ-AL [detail] 2022-11-17
14:15
Kochi
(Primary: On-site, Secondary: Online)
Evaluation of Theoretical Formula for Inter-band Level Deviation in DAC Bandwidth Tripler
Hayato Ishii (Tokyo Univ. of Science), KeisuKeisuke Kawahara (Yokohama National Univ.), Yohtaro Umeda, koyoya Takano (Tokyo Univ. of Science) CAS2022-40 MSS2022-23
For wider bandwidth of optical transmitter circuit, DAC Bandwidth Tripler that extends the bandwidth of broadband digita... [more] CAS2022-40 MSS2022-23
pp.19-24
VLD, DC, CPSY, RECONF, CPM, ICD, IE, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC
(Joint) [detail]
2017-11-07
10:30
Kumamoto Kumamoto-Kenminkouryukan Parea Area Reduction of Digital Circuit Part in Analog-to-Digital Converter Based on β-Expansion by Eliminating Look-Up Table
Yuji Shindo, Kenshu Seto, Hao San (TCU) VLD2017-44 DC2017-50
We propose an area reduction method of digital circuit part in analog-to-digital converter (ADC) based on β-expansion. T... [more] VLD2017-44 DC2017-50
pp.101-104
PN 2017-04-24
14:00
Tokyo Kikai-Shinko-Kaikan Bldg. [Invited Talk] Bandwidth Doubler for Ultra-Broadband Optical Transmitter
Munehiko Nagatani, Hiroshi Yamazaki, Fukutaro Hamaoka, Hideyuki Nosaka, Yutaka Miyamoto (NTT) PN2017-2
High-symbol-rate optical transmission schemes with advanced multilevel modulation formats are now attracting a great dea... [more] PN2017-2
pp.7-12
EE 2017-01-27
15:15
Nagasaki Nagasaki University 1MHz Flyback Converter with Tri-State Control
Hayato Yamaoka, Akinori Hariya, Yoichi Ishizuka (Nagasaki Univ.) EE2016-86
An effective downsizing technique for Switching Mode Power Supply (SMPS) is raising the switching frequency. Fortunately... [more] EE2016-86
pp.201-206
SRW 2016-12-19
12:55
Tokyo Tokyo City Univ., Setagaya Campus Impact of quantization level of A/D conversion on transmission performance of ultra-multi-level-modulation SSB-DFTs-OFDM
Hirokazu Fusayasu, Masahiro Umehira (Ibaraki Univ.), Junichi Abe (NTT) SRW2016-61
We have been proposing SSB-DFTs-OFDM (Single Side Band DFT spreading OFDM) scheme to achieve higher spectrum efficiency.... [more] SRW2016-61
pp.25-30
VLD, DC, CPSY, RECONF, CPM, ICD, IE
(Joint) [detail]
2016-11-30
13:20
Osaka Ritsumeikan University, Osaka Ibaraki Campus Design of High-Speed Low-Power Analog-to-Digital Converter for a Nonvolatile Micro-controller -- High-Speed Low-Power Reference-Less SAR-ADC --
Tamakoshi Akira, Masanori Natsui, Takahiro Hanyu (Touhoku Univ.) CPM2016-86 ICD2016-47 IE2016-81
A high-speed low-power successive-approximation-type analog-to-digital converter (SAR ADC) is proposed for a key module ... [more] CPM2016-86 ICD2016-47 IE2016-81
pp.51-56
CS, OCS
(Joint)
2016-01-22
13:30
Kagoshima Kagoshima University, Korimoto Campus, Inamori Auditorium Short reach fiber optic communication systems with CAP modulation scheme
Hirotaka Ochi, Shinya Sasaki (CIST) OCS2015-98
Carrierless amplitude and phase modulation (CAP) is attractive for short reach fiber optic communication systems, as it ... [more] OCS2015-98
pp.57-62
SAT, RCS
(Joint)
2014-08-20
09:30
Kochi Kochi City Cultura-Plaza CUL-PORT Multi-level Amplitude Sift Keying using Spatial Combining for the Visible-Light Communication System with an LED-backlighted Signboard
Yuto Jinno, Kentaro Kobayashi, Hiraku Okada, Masaaki Katayama (Nagoya Univ.) RCS2014-147
This manuscript proposes a new Visible-Light Communication (VLC) system
that transmits information to handheld termina... [more]
RCS2014-147
pp.49-54
RECONF 2014-06-12
10:50
Miyagi Katahira Sakura Hall An Asynchronous High-Performance FPGA Based on LEDR/Four-Phase-Dual-Rail Hybrid Architecture
Yoshiya Komatsu, Masanori Hariyama, Michitaka Kameyama (Tohoku Univ.) RECONF2014-6
This paper presents an asynchronous high-performance FPGA that combines Four-Phase Dual-Rail (FPDR) protocol and Level-E... [more] RECONF2014-6
pp.27-30
VLD, IPSJ-SLDM 2013-05-16
14:10
Fukuoka Kitakyushu International Conference Center Level Converter Design for Ultra Low Voltage Operation in Silicon-on-Thin-BOX MOSFET
Shohei Nakamura, Kimiyoshi Usami (Shibaura Inst. of Tech.) VLD2013-5
Silicon on Thin Buried Oxide (SOTB) technology has an advantage that variation in threshold voltage can be more suppress... [more] VLD2013-5
pp.43-48
EE, CPM 2013-01-25
14:55
Kumamoto   Automatic DC Power Routing System Using Bi-dirictional DC-DC Converters -- For the Plug and Play in Power Electronics Systems --
Masahito Shoyama, Husam A. Ramadan, Yasutaka Imamura, Konosuke Kawachi, Sihun Yang, Gamal M. Dousoky (Kyushu Univ.) EE2012-54 CPM2012-176
Recently, in a smart house using renewable energy, an electric vehicle, etc., the DC power system equipped with a batter... [more] EE2012-54 CPM2012-176
pp.153-157
MW, ED 2011-01-13
16:05
Tokyo Kikai-Shinko-Kaikan Bldg. A High-Speed Digital-to-Analog Converter with InP HBT Technology for Multi-Level Optical Transmission Systems
Munehiko Nagatani, Hideyuki Nosaka, Shogo Yamanaka, Kimikazu Sano, Koichi Murata (NTT) ED2010-180 MW2010-140
High-order multi-level modulation formats, such as 16-QAM and 64-QAM, are promising techniques for constructing beyond-1... [more] ED2010-180 MW2010-140
pp.29-33
ICD, ITE-IST 2010-07-23
17:25
Osaka Josho Gakuen Osaka Center Level Converter Circuit for Low Voltage Digital LSIs
Yuji Osaki, Tetsuya Hirose, Nobutaka Kuroki, Masahiro Numa (Kobe Univ.) ICD2010-38
Supply voltage scaling in accordance with device scaling has achieved low power dissipation of CMOS LSIs. Because each c... [more] ICD2010-38
pp.133-138
RECONF 2009-09-18
13:35
Tochigi Utsunomiya Univ. An Asynchronous FPGA Using LEDR/4-Phase-Dual-Rail Protocol Converters
Shota Ishihara, Yoshiya Komatsu, Masanori Hariyama, Michitaka Kameyama (Tohoku Univ.) RECONF2009-36
This paper presents an asynchronous FPGA that combines the 4-phase dual-rail encoding and the Level-Encoded Dual-Rail (L... [more] RECONF2009-36
pp.103-108
EE 2009-07-31
10:15
Shimane   Three-Level Phase Shift PWM Soft-Switching DC-DC High Power Converter with High-Frequency Isolated Link and Its Practical Evaluations
Hisayuki Sugimura (Kyungnam Univ.), Toshimitsu Doi (Daihen), Sang Pil Mun, Soon Kurl Kwon, Mutsuo Nakaoka (Kyungnam Univ.) EE2009-12
This paper presents some experimental evaluations of the high-frequency isolated link three-level half bridge soft switc... [more] EE2009-12
pp.29-34
EE 2009-02-13
11:40
Overseas Industrial Technology Research Institute Three-Level Phase-Shifted ZVS-PWM DC-DC Converter with High Frequency Link
Hisayuki Sugimura, Sang-Pil Mun, Soon-Kurl Kwon (Kyungnam Univ.), Toshimitsu Doi, Keiki Morimoto (Daihen), Mutsuo Nakaoka (Kyungnam Univ/Yamaguchi Univ Univ.) EE2008-81
This paper presents some experimental results and practical evaluations of neutral point clamping and flying capacitor-b... [more] EE2008-81
pp.101-106
EE 2008-07-25
14:00
Hokkaido   High Frequency Isolated Three-Level Soft Switching DC-DC Converter with Phase Shift PWM Scheme
Hisayuki Sugimura (Kyungnam Univ.), Tomokazu Mishima (Kure Nat'l College of Tech.), Sang-Pil Mun, Soon-Kurl Kwon (Kyungnam Univ.), Toshimitsu Doi, Kosaku Yamaguchi, Keiki Morimoto (DAIHEN), Mutsuo Nakaoka (Kyungnam Univ.) EE2008-29
This paper presents some experimental evaluations of high-frequency isolated three-level HB soft switching DC-DC convert... [more] EE2008-29
pp.101-106
ICD, ITE-CE 2007-12-13
16:50
Kochi   A Low Dynamic Power and Low Leakage Power 90-nm CMOS SRAM with Wide Operating Margin
Takeshi Iwanari, Nobuaki Kobayashi, Tadayoshi Enomoto (Chuo Univ.) ICD2007-127
A large “write” operating margin, low-power, low leakage power 90-nm CMOS 2K-bit SRAM was fabricated incorporating a new... [more] ICD2007-127
pp.41-46
EE, IEE-IEA 2007-05-11
15:40
Tokyo Kikai-Shinko-Kaikan Bldg Stability analysis of high-voltage DC power distribution system including long feeders
Masato Maruyama, Yasushi Hiraoka, Yousuke Nozaki (NTT), Akiyoshi Fukui, Keiichi Hirose (NTT-F) EE2007-5
We report on the stability condition analyzed by actual measurements and SPICE simulations in the 300-V direct-current-p... [more] EE2007-5
pp.23-28
 Results 1 - 20 of 22  /  [Next]  
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan