IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 20 of 1253  /  [Next]  
Committee Date Time Place Paper Title / Authors Abstract Paper #
CPSY, DC, RECONF, IPSJ-ARC [detail] 2024-06-10
17:10
Yamanashi Isawa View Hotel
(Primary: On-site, Secondary: Online)
A preliminary report on an FPGA-based prototype of a network switch supporting Asynchronous Traffic Shaping for Time Sensitive Networking
Akram Ben Ahmed, Takahiro Hirofuchi, Takaaki Fukai (AIST)
(To be available after the conference date) [more]
CPSY, DC, RECONF, IPSJ-ARC [detail] 2024-06-11
19:00
Yamanashi Isawa View Hotel
(Primary: On-site, Secondary: Online)
On the Design and Implementation of Point Cloud-Based Applications with Pynq and High-Level Synthesis
Keisuke Sugiura (Keio Univ.)
(To be available after the conference date) [more]
CPSY, DC, RECONF, IPSJ-ARC [detail] 2024-06-12
09:30
Yamanashi Isawa View Hotel
(Primary: On-site, Secondary: Online)
Exploration and Simulation of FPGA Utilizing 3D-SRAM
Ryo Takahashi (Tokyo Tech), Hiroki Nakahara (Tohoku Univ.)
(To be available after the conference date) [more]
SIS 2024-06-06
15:20
Hiroshima Hiroshima University
(Primary: On-site, Secondary: Online)
Development of sprite drawing hardware combining high-level synthesis and FPGA internal memory
Keigo Aoki, Akira Yamawaki (Kyutech)
(To be available after the conference date) [more]
NLP 2024-05-09
13:15
Kagawa Kagawa Prefecture Social Welfare Center Application of Unidirectionally Coupled Phase Oscillators in a Ring to Central Pattern Generator
Takumi Yoshioka, Kentaro Takeda (Kagawa Univ.) NLP2024-1
Unidirectionally coupled phase oscillators in a ring are not suitable for application to central pattern generators (CPG... [more] NLP2024-1
pp.1-6
HWS 2024-04-19
15:25
Tokyo
(Primary: On-site, Secondary: Online)
Applying Ring Oscillator-based Laser Detection Sensor to AES Circuitry on FPGA
Shungo Hayashi, Junichi Sakamoto, Tsutomu Matsumoto (AIST/YNU) HWS2024-3
(To be available after the conference date) [more] HWS2024-3
pp.8-13
NS 2024-04-12
11:25
Okayama Okayama Prefectural Library + Online
(Primary: On-site, Secondary: Online)
Implementation and Preliminary Evaluation of an FPGA-based Network Switch Supporting Credit-based Shaper for Time Sensitive Networks
Akram Ben Ahmed, Takahiro Hirofuchi, Takaaki Fukai (AIST) NS2024-11
Time Sensitive Networking (TSN) is a set of novel open standards that aims to provide deterministic, reliable, high-band... [more] NS2024-11
pp.47-52
DC, CPSY, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC [detail] 2024-03-21
10:15
Nagasaki Ikinoshima Hall
(Primary: On-site, Secondary: Online)
Proposal for processor development support through commonized input/output interface
Hiromu Ogaki, Kanemitsu Otsu, Takashi Yokota (Utsunomiya Univ.) CPSY2023-40 DC2023-106
With the use of FPGAs, even individuals can freely develop processors, and various forms of processors are expected to b... [more] CPSY2023-40 DC2023-106
pp.12-17
DC, CPSY, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC [detail] 2024-03-21
15:40
Nagasaki Ikinoshima Hall
(Primary: On-site, Secondary: Online)
Low-Latency Request Process for an FPGA-based Cache Server
Tianyi Yuan, Celimuge Wu, Tsutomu Yoshinaga (UEC) CPSY2023-41 DC2023-107
As IoT-related technologies develop、 a growing number of devices are being connected to networks、 leading to an increase... [more] CPSY2023-41 DC2023-107
pp.18-23
NLP, MSS 2024-03-13
17:45
Misc. Kikai-Shinko-Kaikan Bldg. An insect auditory model using sequential logic neuron model
Sota Ohtaki, Torikai Hiroyuki (Hosei Univ) MSS2023-85 NLP2023-137
This study designs a model of the insect auditory system using a sequential logic neuron model. [more] MSS2023-85 NLP2023-137
p.70
NLP, MSS 2024-03-14
11:40
Misc. Kikai-Shinko-Kaikan Bldg. Stability of periodic orbits in Mixed-rule Cellular Automata and implementation
Kazuma Matsushita, Toshimichi Saito (HU) MSS2023-90 NLP2023-142
This paper studies mixed-rule cellular automata (MCA) governed by two rules of simple Boolean functions.
Depending on t... [more]
MSS2023-90 NLP2023-142
pp.93-96
NLP, MSS 2024-03-14
16:05
Misc. Kikai-Shinko-Kaikan Bldg. Functional Electrical Stimulation Device Using Wireless Sequential Circuit Central Pattern Generator Model
Rikuto Nozu, Hiroyuki Torikai (Hosei Univ) MSS2023-97 NLP2023-149
In this study, we design a functional electrical stimulator using a wireless sequential logic circuit central pattern ge... [more] MSS2023-97 NLP2023-149
p.123
IA, SITE, IPSJ-IOT [detail] 2024-03-13
10:10
Okinawa Miyakojima City Future Creation Center
(Primary: On-site, Secondary: Online)
Implementation of Communication Redundancy Adjustment Mechanism in FPGA based Multipath Transmission Control Device
Kohta Ohshima (TUMSAT), Yosuke Yano (iD), Takehiko Kashiwagi (UEC) SITE2023-87 IA2023-93
(To be available after the conference date) [more] SITE2023-87 IA2023-93
pp.117-122
NS, IN
(Joint)
2024-03-01
14:50
Okinawa Okinawa Convention Center Real space sharing processing multihop networks
Akira Tanaka (NIT, Tokyo College), Mitsuru Maruyama (KAIT), Shigeo Urushidani (NII), Toshiaki Tsujii (OMU) NS2023-224
ICT is already widely prevalent. Along with it, processors, memories and other computational resources exist everywhere ... [more] NS2023-224
pp.306-311
VLD, HWS, ICD 2024-02-29
16:45
Okinawa
(Primary: On-site, Secondary: Online)
[Memorial Lecture] Sparse-Sparse Matrix Multiplication Accelerator on FPGA featuring Distribute-Merge Product Dataflow
Yuta Nagahara, Jiale Yan, Kazushi Kawamura, Masato Motomura, Thiem Van Chu (Tokyo Tech) VLD2023-119 HWS2023-79 ICD2023-108
(To be available after the conference date) [more] VLD2023-119 HWS2023-79 ICD2023-108
pp.101-106
VLD, HWS, ICD 2024-03-01
11:40
Okinawa
(Primary: On-site, Secondary: Online)
Improved Ring Oscillator Sensor for Laser Fault Injection Detection on FPGA
Masaki Chikano (YNU), Shungo Hayashi, Junichi Sakamoto (YNU/AIST), Tsutomu Matsumoto (YNU) VLD2023-125 HWS2023-85 ICD2023-114
A fault attack is an attack that intentionally injects a fault into an operating device in order to leak internal confid... [more] VLD2023-125 HWS2023-85 ICD2023-114
pp.135-140
VLD, HWS, ICD 2024-03-01
16:45
Okinawa
(Primary: On-site, Secondary: Online)
A Study on Post-Quantum Signature QR-UOV Hardware
Hiroshi Amagasa, Rei Ueno (Tohoku Univ.), Kimihiro Yamakoshi, Kouha Kinjo, Rika Akiyama (NTT), Naofumi Homma (Tohoku Univ.) VLD2023-133 HWS2023-93 ICD2023-122
We present a QR-UOV hardware design. QR-UOV is a post-quantum signature based on multivariate quadratic problem. It is c... [more] VLD2023-133 HWS2023-93 ICD2023-122
pp.178-183
VLD, HWS, ICD 2024-03-02
11:40
Okinawa
(Primary: On-site, Secondary: Online)
eFPGA-based IP Protection of Embedded Processor Design
Tomosuke Ichioka, Tanvir Ahmed, Yuko Hara (Tokyo Tech) VLD2023-139 HWS2023-99 ICD2023-128
As manufacturing costs continue to grow, IC manufacturers are increasingly outsourcing IC manufacturing to third-party f... [more] VLD2023-139 HWS2023-99 ICD2023-128
pp.209-214
RECONF, VLD 2024-01-29
10:30
Kanagawa AIRBIC Meeting Room 1-4
(Primary: On-site, Secondary: Online)
Random number generation on the Rocket core with a built-in LFSR
Takayoshi Shikano, Shuichi Ichikawa (Toyohashi Tech.) VLD2023-80 RECONF2023-83
Masaoka et al. developed an unpredictable random number generator (URNG) using a built-in linear feedback shift register... [more] VLD2023-80 RECONF2023-83
pp.1-6
RECONF, VLD 2024-01-29
10:55
Kanagawa AIRBIC Meeting Room 1-4
(Primary: On-site, Secondary: Online)
Suppression of output bit width growth in AFE stochastic computing units
Daiki Seto, Naoki Fujieda (Aichi Inst. Tech.) VLD2023-81 RECONF2023-84
Stochastic Computing (SC) is expected to be applied to fields such as image processing and machine learning. Amplitude a... [more] VLD2023-81 RECONF2023-84
pp.7-12
 Results 1 - 20 of 1253  /  [Next]  
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan