IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 20 of 24  /  [Next]  
Committee Date Time Place Paper Title / Authors Abstract Paper #
VLD, DC, RECONF, ICD, IPSJ-SLDM [detail] 2022-11-30
14:20
Ishikawa Kanazawa Bunka Hall
(Primary: On-site, Secondary: Online)
On the performance evaluation of a PUF circuit using the Delay Testable Circuit under temperature effects
Eisuke Ohama, Hiroyuki Yotsuyanagi, Masaki Hashizume (Tokushima Univ.) VLD2022-46 ICD2022-63 DC2022-62 RECONF2022-69
In this study, we have proposed a method to make the design-for-testability circuity function as a security mechanism by... [more] VLD2022-46 ICD2022-63 DC2022-62 RECONF2022-69
pp.156-161
NS, ICM, CQ, NV
(Joint)
2022-11-24
11:35
Fukuoka Humanities and Social Sciences Center, Fukuoka Univ. + Online
(Primary: On-site, Secondary: Online)
Design and Trial of Cyber Security Exercise for Basic CISO Skillset
Tatsumi Seko, Touri Nakagawa, Taisho Sasada, Yuzo Taenaka, Youki Kadobayashi (NAIST) NS2022-104
Conventional security officers lack the authority and responsibility to make decisions related to management and are not... [more] NS2022-104
pp.23-28
EMM, BioX, ISEC, SITE, ICSS, HWS, IPSJ-CSEC, IPSJ-SPT [detail] 2022-07-20
13:50
Online Online An overview of the secrecy of patent applications in the Japanese Law
Makoto Koike (MK Microwave) ISEC2022-23 SITE2022-27 BioX2022-48 HWS2022-23 ICSS2022-31 EMM2022-31
Economic security promotion law enacted on May 11, 2022 includes the provisions to keep patent application secret in Jap... [more] ISEC2022-23 SITE2022-27 BioX2022-48 HWS2022-23 ICSS2022-31 EMM2022-31
pp.88-97
DC 2021-12-10
14:00
Kagawa
(Primary: On-site, Secondary: Online)
A SAT and FALL Attacks Resistant Logic Locking Method at Register Transfer Level
Atsuya Tsujikawa, Toshinori Hosokawa (Nihon Univ.), Masayoshi Yoshimura (Kyoto Sangyo Univ.) DC2021-57
In recent years, to meet strict time-to-market constraints, it has become difficult for only one semiconductor design co... [more] DC2021-57
pp.13-18
RCS 2021-10-21
10:50
Online Online Beamforming Design and Secrecy capacity analysis for Cell-Free massive MIMO
Kengo Ando (UEC), Hiroki Iimori, Giuseppe Abreu (JUB), Koji Ishibashi (UEC) RCS2021-120
In this paper, we investigate a secure beamforming (BF) design for cell-free massive multiple input mul tiple output (CF... [more] RCS2021-120
pp.13-18
EMCJ, EMD, WPT
(Joint)
2021-07-02
13:30
Online Online Three-dimensional Communication Range Design for Transceiver Coils in HF Broadband Communication
Kensi Kuwahara, Toshiyuki Wakisaka, Tohlu Matsushima, Yuki Fukumoto (kyutech) EMCJ2021-26
With the spread of IoT systems in recent years, selecting the appropriate communication system for the application will ... [more] EMCJ2021-26
pp.7-12
CPSY, DC, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC [detail] 2021-03-26
12:00
Online Online A Logic Locking Method Based on Anti-SAT at Register Transfer Level
Atsuya Tsujikawa, Toshinori Hosokawa (Nihon Univ.), Masayoshi Yoshimura (Kyoto Sangyo Univ.) CPSY2020-64 DC2020-94
In recent years, increasing circuit density, it has become difficult for only one semiconductor design company to design... [more] CPSY2020-64 DC2020-94
pp.85-90
ICD, HWS [detail] 2020-10-26
17:40
Online Online Investigation of High-Efficiency Simulation Method for Detection of Physical Design Falsification in Secure IC Chip
Kazuki Yasuda, Kazuki Monta, Daichi Nakagawa, Makoto Nagata (Kobe Univ.) HWS2020-41 ICD2020-30
With the development of the IoT society in recent years, various security measures have been developed for integrated ci... [more] HWS2020-41 ICD2020-30
pp.94-98
CPSY, DC, IPSJ-ARC [detail] 2020-07-31
17:30
Online Online An Area Reduction Oriented Controller Augmentation Method Based on Functionally Equivalent Finite State Machine Generation
Atsuya Tsujikawa, Toshinori Hosokawa (Nihon Univ.), Masayoshi Yoshimura (Kyoto Sangyo Univ.) CPSY2020-15 DC2020-15
In recent year, controller augmentation has been used for design-for-testability and design-for-security at register tra... [more] CPSY2020-15 DC2020-15
pp.93-98
ICSS, IPSJ-SPT 2020-03-02
10:20
Okinawa Okinawa-Ken-Seinen-Kaikan
(Cancelled but technical report was issued)
Estimation method of information asset security attributes using design mode
Takeshi Ueda, Koichi Shimizu, Shun Hinatsu, Fumio Omatsu (Mitsubishi Electric Corp.) ICSS2019-69
In security evaluation such as risk analysis, analysis is performed based on the value of information assets in the syst... [more] ICSS2019-69
pp.7-12
KBSE 2019-03-02
09:00
Kyoto Doshisha University Kambaikan Development of Knowledge Presentation Method in Security Requirement Analysis and Design Using a Software Security Knowledge Base and Evaluation by a Case Study
Yuki Yamada, Atsuo Hazeyama (Tokyo Gakugei Univ.), Nobukazu Yoshioka (NII) KBSE2018-62
In recent years, the threat of cyber attacks such as information disclosure due to unauthorized access has become seriou... [more] KBSE2018-62
pp.51-56
HWS, ISEC, SITE, ICSS, EMM, IPSJ-CSEC, IPSJ-SPT [detail] 2018-07-25
15:25
Hokkaido Sapporo Convention Center Practice and Evaluation of Penetration Testing Exercises for Raising Cybersecurity Awareness
Daisuke Suzuki (Hokuriku Univ.) ISEC2018-25 SITE2018-17 HWS2018-22 ICSS2018-28 EMM2018-24
The aim of this study is to clarify the educational effect of a penetration testing exercise aimed at raising cybersecur... [more] ISEC2018-25 SITE2018-17 HWS2018-22 ICSS2018-28 EMM2018-24
pp.131-136
KBSE 2018-03-01
15:50
Okinawa   Development of a System Supporting Security Design from Security Requirements Analysis using a Software Security Knowledge Base
Hikaru Miyahara, Atsuo Hazeyama (Tokyo Gakugei Univ.), Takafumi Tanaka (TUAT), Hironori Washizaki (Waseda Univ.), Haruhiko Kaiya (Kanagawa Univ.), Takao Okubo (IISEC), Nobukazu Yoshioka (NII) KBSE2017-50
The importance of software security is recognized because the Internet is permeating into our society. In particular, di... [more] KBSE2017-50
pp.67-72
LOIS, ISEC, SITE 2017-11-09
09:30
Kyoto   Consciousness Investigation of Passwords Management in University Students -- Questionnaire Design based on Friend Relationships --
Takuyoshi Kumagai, Takuto Kikuchi, Shingo Sawa (Tokyo City Univ), Namie Kato (JMAR), Yoshiaki Seki (Tokyo City Univ) ISEC2017-50 SITE2017-32 LOIS2017-27
ID and password are used in information systems in companies and universities. Sometimes, students tell passwords to the... [more] ISEC2017-50 SITE2017-32 LOIS2017-27
pp.7-12
LOIS, ISEC, SITE 2017-11-10
14:00
Kyoto   Implementation Planning of Penetration Testing Exercises for Raising Cybersecurity Awareness
Daisuke Suzuki (Hokuriku Univ.) ISEC2017-67 SITE2017-49 LOIS2017-44
In the information security class at the university, it is common to learn from the defender's perspective how to protec... [more] ISEC2017-67 SITE2017-49 LOIS2017-44
pp.103-106
ICTSSL 2017-07-14
10:50
Kagawa Kagawa Univ. A Proposal for Disaster Adult Victims Care by Portable Emergency Call Service -- Provision to the Designated Temporary Housing System in Mashiki Town at 2016 Kumamoto Earthquake --
Yasuhiro Komatsubara (SECOM) ICTSSL2017-26
The designated temporary housings were provided in the Great East Japan Earthquake. The temporary housing system is priv... [more] ICTSSL2017-26
pp.51-54
VLD 2014-03-03
16:25
Okinawa Okinawa Seinen Kaikan Secure scan design using improved random order scans and its evaluations
Masaru Oya, Yuta Atobe, Youhua Shi, Masao Yanagisawa, Nozomu Togawa (Waseda Univ.) VLD2013-141
Scan test using scan chains is one of the most important DFT techniques.
On the other hand, scan-based attacks are repo... [more]
VLD2013-141
pp.43-48
RECONF 2011-05-12
15:50
Hokkaido Hokkaido Univ. (Faculty of Eng., B3 Bldg.) A Virus Scanning Engine Using a 4IGU Emulator and an MPU
Hiroki Nakahara, Tsutomu Sasao, Munehiro Matsuura (KIT) RECONF2011-10
This paper shows a virus scanning system using two-stage matching.
In the first stage, a hardware filter quickly detect... [more]
RECONF2011-10
pp.55-60
VLD 2011-03-03
10:20
Okinawa Okinawaken-Danjo-Kyodo-Sankaku Center Implementation and Security Evaluation of DPA-Resistant DES Circuit utilizing Domino-RSL technique
Katsuhiko Iwai, Kenji Kojima, Mitsuru Shiozaki, Syunsuke Asagawa, Takeshi Fujino (Ritsumeikan Univ.) VLD2010-126
Some secure DPA-resistant techniques to protect from Side-Channel Attack such as Differential Power Analysis (DPA) have ... [more] VLD2010-126
pp.57-62
DC 2009-02-16
16:10
Tokyo   A Secure Scan Design Approach using Extended de Bruijn Graph
Hideo Fujiwara, Marie Engelene J. Obien (NAIST) DC2008-78
Scan design makes digital circuits easily testable, however, it can also be exploited to be used for hacking the chip. T... [more] DC2008-78
pp.61-66
 Results 1 - 20 of 24  /  [Next]  
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan