IEICE Technical Report

Print edition: ISSN 0913-5685      Online edition: ISSN 2432-6380

Volume 114, Number 421

Silicon Device and Materials

Workshop Date : 2015-01-27 / Issue Date : 2015-01-20

[PREV] [NEXT]

[TOP] | [2011] | [2012] | [2013] | [2014] | [2015] | [2016] | [2017] | [Japanese] / [English]

[PROGRAM] [BULK PDF DOWNLOAD]


Table of contents

SDM2014-135
[Invited Talk] Analytical formulation of interfacial SiO2scavenging in HfO2/SiO2/Si stacks
Xiuyan Li, Takeaki Yajima, Tomonori Nishimura, Kosuke Nagashio, Akira Toriumi (Univ. of Tokyo)
pp. 1 - 4

SDM2014-136
[Invited Talk] Dramatic Effects of Hydrogen-induced Out-diffusion of Oxygen from Ge Surface on Junction Leakage as well as Electron Mobility in n-channel Ge MOSFETs
ChoongHyun Lee, Tomonori Nishimura, Cimang Lu, Shoichi Kabuyanagi, Akira Toriumi (Univ. of Tokyo)
pp. 5 - 8

SDM2014-137
[Invited Talk] High Ion/Ioff Ge-source Ultrathin Body Strained-SOI Tunnel FETs -- Impact of Channel Strain, MOS Interfaces and Back Gate on the Electrical Properties --
Minsoo Kim, Yuki K. Wakabayashi, Ryosho Nakane, Masafumi Yokoyama, Mitsuru Takenaka, Shinichi Takagi (The Univ. of Tokyo)
pp. 9 - 12

SDM2014-138
[Invited Talk] High-performance tri-gate poly-Ge Junction-less p- and n-MOSFETs Fabricated by Flash Lamp Annealing Process
Koji Usuda, Yoshiki Kamata, Yuuichi Kamimuta, Takahiro Mori, Masahiro Koike, Tsutomu Tezuka (AIST)
pp. 13 - 16

SDM2014-139
[Invited Talk] Coupled Monte Carlo Simulation of Transient Electron-Phonon Transport in Small FETs
Yoshinari Kamakura, Indra Nur Adisusilo, Kentaro Kukita, Go Wakimura (Osaka Univ.), Shunsuke Koba, Hideaki Tsuchiya (Kobe Univ.), Nobuya Mori (Osaka Univ.)
pp. 17 - 20

SDM2014-140
[Invited Talk] High-precision Wafer-level Cu-Cu Bonding for 3DICs
Masashi Okada, Isao Sugaya, Hajime Mitsuishi, Hidehiro Maeda, Shigeto Izumi, Hosei Nakahira, Kazuya Okamoto (Nikon)
pp. 21 - 24

SDM2014-141
[Invited Talk] Three-Dimensional Integrated CMOS Image Sensors with Pixel-Parallel A/D Converters Fabricated by Direct Bonding of SOI Layers
Masahide Goto, Kei Hagiwara, Yoshinori Iguchi, Hiroshi Ohtake (NHK), Takuya Saraya, Masaharu Kobayashi, Eiji Higurashi, Hiroshi Toshiyoshi, Toshiro Hiramoto (The Univ. of Tokyo)
pp. 25 - 28

SDM2014-142
[Invited Talk] Low power and high memory density STT-MRAM for embedded cache memory using advanced perpendicular MTJ integrations and asymmetric compensation techniques
Kazutaka Ikegami, Hiroki Noguchi, Chikayoshi Kamata, Minoru Amano, Keiko Abe, Keiichi Kushida, Takao Ochiai, Naoharu Shimomura, Shogo Itai, Daisuke Saida, Chika Tanaka, Atsushi Kawasumi, Hiroyuki Hara, Junichi Ito, Shinobu Fujita (Toshiba)
pp. 29 - 32

SDM2014-143
[Invited Talk] Accurate Prediction of PBTI Lifetime in N-type Fin-Channel High-k Tunnel FETs
Wataru Mizubayashi, Takahiro Mori, Koichi Fukuda, Yongxun Liu, Takashi Matsukawa, Yuki Ishikawa, Kazuhiko Endo, Shinichi Ohuchi, Junichi Tsukada, Hiromi Yamauchi, Yukinori Morita, Shinji Migita, Hiroyuki Ota, Meishoku Masahara (AIST)
pp. 33 - 36

SDM2014-144
[Invited Talk] 16 nm FinFET High-k/Metal-gate 256-kbit 6T SRAM Macros with Wordline Overdriven Assist
Makoto Yabuuchi, Masao Morimoto, Yasumasa Tsukamoto, Shinji Tanaka, Koji Tanaka, Miki Tanaka, Koji Nii (Renesas)
pp. 37 - 40

SDM2014-145
[Invited Talk] Scaling Breakthrough for Analog/Digital Circuits by Suppressing Variability and Low-Frequency Noise for FinFETs by Amorphous Metal Gate Technology
Takashi Matsukawa, Koichi Fukuda, Yongxun Liu, Junichi Tsukada, Hiromi Yamauchi, Yuki Ishikawa, Kazuhiko Endo, Shinichi O'uchi, Shinji Migita, Wataru Mizubayashi, Yukinori Morita, Hiroyuki Ota, Meishoku Masahara (AIST)
pp. 41 - 44

SDM2014-146
[Invited Talk] Experimental Realization of Complementary p- and n- Tunnel FinFETs with Subthreshold Slopes of Less than 60 mV/decade and Very Low (pA/um) Off-Current on a Si CMOS Platform
Yukinori Morita, Takahiro Mori, Koichi Fukuda, Wataru Mizubayashi, Shinji Migita, Takashi Matsukawa, Kazuhiko Endo, Shinichi O'uchi, Yongxun Liu, Meishoku Masahara, Hiroyuki Ota (AIST)
pp. 45 - 48

Note: Each article is a technical report without peer review, and its polished version will be published elsewhere.


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan