IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 20 of 50  /  [Next]  
Committee Date Time Place Paper Title / Authors Abstract Paper #
IPSJ-SLDM, RECONF, VLD [detail] 2023-01-24
11:20
Kanagawa Raiosha, Hiyoshi Campus, Keio University
(Primary: On-site, Secondary: Online)
Multi-Droplet Routing based on a Shape-Dependent Velocity Model on MEDA Biochips
Chiharu Shiro (Ritsumeiakn Univ.), Hiroki Nishikawa (Osaka Univ.), Xiangbo Kong, Hiroyuki Tomiyama, Shigeru Yamashita (Ritsumeiakn Univ.)
 [more]
VLD, HWS [detail] 2022-03-07
10:00
Online Online A Heuristic Scheduling Algorithm with Variable-Cycle Approximate Operations in High-Level Synthesis
Koyu Ohata, Hiroki Nishikawa, Xiangbo Kong, Hiroyuki Tomiyama (Ritsumeikan Univ.) VLD2021-78 HWS2021-55
This paper studies a scheduling algorithm for high-level synthesis that takes into account the difference in delay betwe... [more] VLD2021-78 HWS2021-55
pp.13-18
RECONF, VLD, CPSY, IPSJ-ARC, IPSJ-SLDM [detail] 2022-01-24
10:20
Online Online Full Hardware Implementation of RTOS-Based Systems Using General-Purpose High-Level Synthesizer
Takuya Ando, Yugo Ishii, Nagisa Ishiura (Kwansei Gakuin Univ.), Hiroyuki Tomiyama (Ritsumeikan Univ.), Hiroyuki Kanbara (ASTEM RI/KYOTO) VLD2021-51 CPSY2021-20 RECONF2021-59
This article proposes a method for implementing a whole RTOS-based system as hardware using general-purpose high-level s... [more] VLD2021-51 CPSY2021-20 RECONF2021-59
pp.13-18
VLD, DC, RECONF, ICD, IPSJ-SLDM
(Joint) [detail]
2021-12-02
09:45
Online Online Routing of Delivery Drones with Load- and Wind-Dependent Flight Speed
Satoshi Ito, Keishi Akaiwa, Yusuke Funabashi, Hiroki Nishikawa, Xiangbo Kong (Ritsumeikan Univ.), Ittetsu Taniguchi (Osaka Univ.), Hiroyuki Tomiyama (Ritsumeikan Univ.) VLD2021-33 ICD2021-43 DC2021-39 RECONF2021-41
Drone-based package delivery is expected to be a promising way to solve the last mile problem. The flight speed of drone... [more] VLD2021-33 ICD2021-43 DC2021-39 RECONF2021-41
pp.93-98
HWS, VLD [detail] 2021-03-03
14:55
Online Online Aggregating Service Functions in Full Hardware Implementation of RTOS-Based Systems
Iori Muguruma, Nagisa Ishiura, Takuya Ando (Kwansei Gakuin Univ.), Hiroyuki Tomiyama (Ritsumeikan Univ.), Hiroyuki Kanbara (ASTEM RI/KYOTO) VLD2020-75 HWS2020-50
This article presents a revised architecture for full-hardware
implementation of RTOS-based systems. In the previous m... [more]
VLD2020-75 HWS2020-50
pp.38-43
HWS, VLD [detail] 2021-03-03
15:20
Online Online Heuristic Algorithms for Dynamic Scheduling of Moldable Tasks in Multicore Embedded Systems
Takuma Hikida, Hiroki Nishikawa, Hiroyuki Tomiyama (Ritsumeikan Univ.) VLD2020-76 HWS2020-51
(To be available after the conference date) [more] VLD2020-76 HWS2020-51
pp.44-49
HWS, VLD [detail] 2021-03-04
09:55
Online Online High-level synthesis of approximate circuits with two-level accuracies
Kenta Shirane, Hiroki Nishikawa, Xiangbo Kong, Hiroyuki Tomiyama (Ritumeikan Univ.) VLD2020-80 HWS2020-55
This paper studies high-level synthesis (HLS) of approximate computing circuits with multiple accuracy levels. This work... [more] VLD2020-80 HWS2020-55
pp.67-72
IPSJ-SLDM, RECONF, VLD, CPSY, IPSJ-ARC [detail] 2020-01-23
11:25
Kanagawa Raiosha, Hiyoshi Campus, Keio University Full Hardware Synthesis of FreeRTOS-Based Systems
Wakako Nakano, Nagisa Ishiura (Kwansei Gakuin Univ.), Hiroyuki Tomiyama (Ritsumeikan Univ.), Hiroyuki Kanbara (ASTEM) VLD2019-70 CPSY2019-68 RECONF2019-60
 [more] VLD2019-70 CPSY2019-68 RECONF2019-60
pp.105-110
HWS, VLD 2019-02-27
11:15
Okinawa Okinawa Ken Seinen Kaikan A Case Study on Approximate Multipliers for MNIST CNN
Kenta Shirane, Takahiro Yamamoto (Ritsumeikan Univ.), Ittetsu Taniguchi (Osaka Univ.), Hiroyuki Tomiyama (Ritsumeikan Univ.) VLD2018-95 HWS2018-58
 [more] VLD2018-95 HWS2018-58
pp.13-18
HWS, VLD 2019-02-27
14:30
Okinawa Okinawa Ken Seinen Kaikan Function-level Module Sharing with High-level Synthesis
Ryohei Nozaki (Ritsumeikan Univ.), Ittetsu Taniguchi (Osaka Univ.), Hiroyuki Tomiyama (Ritsumeikan Univ.) VLD2018-100 HWS2018-63
High-Level Synthesis (HLS) which automatically synthesizes a Resister-Transfer Level (RTL) circuit from a behavioral des... [more] VLD2018-100 HWS2018-63
pp.43-48
HWS, VLD 2019-02-27
14:55
Okinawa Okinawa Ken Seinen Kaikan High-Level Synthesis of the CHStone Benchmark Programs with SDSoC
Takuya Adachi (Ritsumeikan Univ.), Ittetsu Taniguchi (Osaka Univ.), Hiroyuki Tomiyama (Ritsumeikan Univ.) VLD2018-101 HWS2018-64
In recent years, High-Level Synthesis (HLS), which automatically generates hardware circuits from software program, have... [more] VLD2018-101 HWS2018-64
pp.49-54
HWS, VLD 2019-02-27
16:45
Okinawa Okinawa Ken Seinen Kaikan Design of an FPGA-based Manycore Architecture with Selective Local/Global Memory
Seiya Shirakuni (Ritsumeikan Univ.), Ittetsu Taniguchi (Osaka Univ.), Hiroyuki Tomiyama (Ritsumeikan Univ.) VLD2018-105 HWS2018-68
FPGA-based manycore architectures attract an increasing attention in order to realize high-performance embedded systems.... [more] VLD2018-105 HWS2018-68
pp.73-78
HWS, VLD 2019-03-01
10:00
Okinawa Okinawa Ken Seinen Kaikan Synthesis of Full Hardware Implementation of RTOS-Based Systems
Yuuki Oosako, Nagisa Ishiura (Kwansei Gakuin Univ.), Hiroyuki Tomiyama (Ritsumeikan Univ.), Hiroyuki Kanbara (ASTEM) VLD2018-122 HWS2018-85
This paper presents a method of automatically synthesizing a hardware
design from a set of source codes for a real-time... [more]
VLD2018-122 HWS2018-85
pp.175-180
VLD, DC, CPSY, RECONF, CPM, ICD, IE, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC
(Joint) [detail]
2018-12-05
09:55
Hiroshima Satellite Campus Hiroshima A Dynamic Programming Algorithm for Energy-aware Routing of Delivery Drones
Yusuke Funabashi, Atsuya Shibata, Shunsuke Negoro (Ritsumeikan Univ.), Ittetsu Taniguchi (Osaka Univ.), Hiroyuki Tomiyama (Ritsumeikan Univ.) VLD2018-41 DC2018-27
 [more] VLD2018-41 DC2018-27
pp.7-11
VLD, DC, CPSY, RECONF, CPM, ICD, IE, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC
(Joint) [detail]
2018-12-06
10:30
Hiroshima Satellite Campus Hiroshima A Case Study on Memory Architecture Exploration for FPGA-based Manycores
Seiya Shirakuni (Ritsumeikan Univ.), Ittetsu Taniguchi (Osaka Univ.), Hiroyuki Tomiyama (Ritsumeikan Univ.) VLD2018-53 DC2018-39
In the design of high-performance embedded systems, FPGA-based manycores attract an increasing attention. In embedded sy... [more] VLD2018-53 DC2018-39
pp.101-106
VLD, DC, CPSY, RECONF, CPM, ICD, IE, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC
(Joint) [detail]
2018-12-06
10:55
Hiroshima Satellite Campus Hiroshima Improved Thread Execution for GPU-oriented OpenCL Programs on Multicore Processors
Takafumi Miyazaki, Hayato Hidari, Naohisa Hojo (Ritsumeikan Univ), Naohisa Hojo (Osaka Univ), Hiroyuki Tomiyama (Ritsumeikan Univ) VLD2018-54 DC2018-40
 [more] VLD2018-54 DC2018-40
pp.107-111
VLD, DC, CPSY, RECONF, CPM, ICD, IE, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC
(Joint) [detail]
2018-12-06
15:55
Hiroshima Satellite Campus Hiroshima Malleable Task Scheduling for Energy Minimization on Heterogeneous Multicores
Hiroki Nishikawa, Kana Shimada (Ritsumeikan Univ.), Ittetsu Taniguchi (Osaka Univ.), Hiroyuki Tomiyama (Ritsumeikan Univ.) VLD2018-63 DC2018-49
 [more] VLD2018-63 DC2018-49
pp.171-176
VLD, DC, CPSY, RECONF, CPM, ICD, IE, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC
(Joint) [detail]
2018-12-06
16:20
Hiroshima Satellite Campus Hiroshima Communication-Aware Scheduling for Data-Parallel Tasks
Kana Shimada (Ritsumeikan Univ.), Ittetsu Taniguchi (Osaka Univ.), Hiroyuki Tomiyama (Ritsumeikan Univ.) VLD2018-64 DC2018-50
 [more] VLD2018-64 DC2018-50
pp.177-182
VLD, DC, CPSY, RECONF, CPM, ICD, IE
(Joint) [detail]
2016-11-28
10:55
Osaka Ritsumeikan University, Osaka Ibaraki Campus Scheduling of Malleable Fork-Join Tasks
Kana Shimada, Ittetsu Taniguchi, Hiroyuki Tomiyama (Ritsumeikan Univ.) VLD2016-45 DC2016-39
This paper studies scheduling of malleable fork-join tasks. In our scheduling problem, each task can be partitioned into... [more] VLD2016-45 DC2016-39
pp.7-11
VLD, CPSY, RECONF, IPSJ-SLDM, IPSJ-ARC [detail] 2016-01-21
13:50
Kanagawa Hiyoshi Campus, Keio University Binary Synthesis Implementing External Interrupt Handler as Independent Module
Naoya Ito, Nagisa Ishiura (Kwansei Gakuin Univ.), Hiroyuki Tomiyama (Ritsumeikan Univ.), Hiroyuki Kanbara (ASTEM) VLD2015-106 CPSY2015-138 RECONF2015-88
 [more] VLD2015-106 CPSY2015-138 RECONF2015-88
pp.215-220
 Results 1 - 20 of 50  /  [Next]  
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan