IEICE Technical Committee Submission System
Advance Program
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top  Go Back   / [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 


Technical Committee on Silicon Device and Materials (SDM) [schedule] [select]
Chair Shigeyoshi Watanabe (Shonan Inst. of Tech.)
Vice Chair Toshihiro Sugii (Fujitsu Microelectronics)
Secretary Hisahiro Anzai (Sony), Tetsuro Endo (Tohoku Univ.)
Assistant Katsunori Onishi (Kyushu Inst. of Tech.), Yukinori Ono (NTT)

Conference Date Fri, Feb 5, 2010 10:00 - 17:20
Topics  
Conference Place  
Copyright
and
reproduction
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

Fri, Feb 5 AM 
10:00 - 17:20
  10:00-10:05 Opening ( 5 min. )
(1) 10:05-10:50 [Keynote Address]
Key Issues and Future Prospects for 3-D Integration Technology SDM2009-182
Mitsumasa Koyanagi, Takafumi Fukushima, Kangwook Lee, Tetsu Tanaka (Tohoku Univ.)
(2) 10:50-11:20 Highly-Reliable Cu Interconnect covered with CoWB Metal-cap in a Waterproof Molecular-Pore-Stack (MPS)-SiOCH film SDM2009-183 Yoshihiro Hayashi, Masayoshi Tagami, Naoya Furutake, Naoya Inoue, Emiko Nakazawa, Kouji Arita (NEC Electronics)
(3) 11:20-11:50 Feasibility Study of 70nm Pitch Cu/Porous Low-k D/D Integration Featuring EUV Lithography toward 22nm Generation SDM2009-184 Naofumi Nakamura, Noriaki Oda, Eiichi Soda, Nobuki Hosoi, Akifumi Gawase, Hajime Aoyama, Y. Tanaka, D. Kawamura, S. Chikaki, M. Shiohara, Nobuaki Tarumi, S. Kondo, Ichiro Mori, S. Saito (SELETE)
  11:50-13:00 Break ( 70 min. )
(4) 13:00-13:30 Advanced Direct-CMP Process for Porous Low-k Thin Film SDM2009-185 Hayato Korogi (Panasonic), Hiroyuki Chibahara (Renesas), S. Suzuki, M. Tsutsue (Panasonic), K. Seo (Panasonic Semiconductor Engineering), Y. Oka, K. Goto, M. Akazaw, Hiroshi Miyatake (Renesas), S. Matsumoto, T. Ueda (Panasonic)
(5) 13:30-14:00 Optimization of Metallization Processes for 32-nm node Highly Reliable Ultralow-k (k=2.4)/Cu Multilevel Interconnects Incorporating a Bilayer Low-k Barrier Cap (k=3.9) SDM2009-186 M. Iguchi, S. Yokogawa, Hirokazu Aizawa, Y. Kakuhara, Hideaki Tsuchiya, Norio Okada, Kiyotaka Imai, M. Tohara, K. Fujii (NEC Electronics), T. Watanabe (Toshiba)
(6) 14:00-14:30 Low resistive and highly reliable copper interconnects in combination of silicide-cap with Ti-barrier for 32 nm-node and beyond SDM2009-187 Yumi Hayashi, Noriaki Matsunaga, Makoto Wada, Shinichi Nakao, Atsuko Sakata, Kei Watanabe, Hideki Shibata (Toshiba)
(7) 14:30-15:00 Performance of Cu Dual-Damascene Interconnects Using a Thin Ti-Based Self-Formed Barrier Layer for 28-nm Node and Beyond SDM2009-188 K. Ohmori, K. Mori, K. Maekawa (Renesas), Kazuyuki Kohama, Kazuhiro Ito (Kyoto Univ.), T. Ohnishi, M. Mizuno (KOBE STEEL), K. Asai (Renesas), M. Murakami (Ritsumeikan Trust), Hiroshi Miyatake (Renesas)
  15:00-15:15 Break ( 15 min. )
(8) 15:15-15:45 Chip-Level and Package-Level Seamless Interconnect Technologies for Advanced Packaging SDM2009-189 Shintaro Yamamichi, Kentaro Mori, Katsumi Kikuchi, Hideya Murai, D. Ohshima, Y. Nakashima (NEC), Kouji Soejima, Masaya Kawano (NEC Electronics), Tomoo Murakami (NEC)
(9) 15:45-16:15 Defects in Cu/low-k Interconnects Probed Using Monoenergetic Positron Beams SDM2009-190 Akira Uedono (Tsukuba Univ.), Naoya Inoue, Y. Hayashi, K. Eguchi, T. Nakamura, Y. Hirose, Masaki Yoshimaru (STARC), Nagayasu Oshima, Toshiyuki Ohdaira, R. Suzuki (National Institute of Advanced Industrial Science and Technology)
(10) 16:15-16:45 Evaluation of Dielectric Constant through Direct CMP of Porous Low-k Film SDM2009-191 Masako Kodera, T. Takahashi, G. Mimamihaba (Toshiba Corp.)
(11) 16:45-17:15 Evaluation of Line-Edge Roughness in Cu/Low-k Interconnect Patterns SDM2009-192 Atsuko Yamaguchi, D. Ryuzaki, Kenichi Takeda (Hitachi), Hiroki Kawada (Hitachi High-Tech.)
  17:15-17:20 Closing ( 5 min. )

Announcement for Speakers
General TalkEach speech will have 25 minutes for presentation and 5 minutes for discussion.
Keynote AddressEach speech will have 40 minutes for presentation and 5 minutes for discussion.

Contact Address and Latest Schedule Information
SDM Technical Committee on Silicon Device and Materials (SDM)   [Latest Schedule]
Contact Address Hisahiro Ansai(Sony)
Tel 046-201-3297 Fax046-202-6572
E--mail: HiAniny 


Last modified: 2009-12-17 00:36:25


Notification: Mail addresses are partially hidden against SPAM.

[Download Paper's Information (in Japanese)] <-- Press download button after click here.
 
[Cover and Index of IEICE Technical Report by Issue]
 

[Presentation and Participation FAQ] (in Japanese)
 

[Return to SDM Schedule Page]   /  
 
 Go Top  Go Back   / [HTML] / [HTML(simple)] / [TEXT]  [Japanese] / [English] 


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan