IEICE Technical Report

Online edition: ISSN 2432-6380

Volume 120, Number 234

VLSI Design Technologies

Workshop Date : 2020-11-17 - 2020-11-18 / Issue Date : 2020-11-10

[PREV] [NEXT]

[TOP] | [2017] | [2018] | [2019] | [2020] | [2021] | [2022] | [2023] | [Japanese] / [English]

[PROGRAM] [BULK PDF DOWNLOAD]


Table of contents

VLD2020-11
Design of Nonvolatile SRAM Using SONOS Flash Cell and its Evaluation by Circuit Simulation
Takaki Urabe, Koji Nii, Kazutoshi Kobayashi (KIT)
pp. 1 - 5

VLD2020-12
A Study on Power Gating Switch Control Technique for Nonvolatile Logic LSI
Fangcen Zhong, Masanori Natsui, Takahiro Hanyu (Tohoku Univ.)
pp. 6 - 11

VLD2020-13
Power Analysis Based on Probability Calculation of Small Regions in LSI
Ryo Oba, Ryu Hoshino, Kohei Miyase, Xiaoqing Wen, Seiji Kajihara (Kyutech)
pp. 12 - 17

VLD2020-14
DET Flip-Flops with SEU Detection Capability Using DICE and C-Element
Xu Haijia, Kazuteru Namba (Chiba Univ.)
pp. 18 - 23

VLD2020-15
Control Point Selection Approach for Scan Pattern Reduction under Multi-cycle Test
Hikaru Tamaki, Senling Wang, Yoshinobu Higami, Hiroshi Takahashi (Ehime Univ.), Hiroyuki Iwata, Yoichi Maeda, Jun Matsushima (Renesas)
pp. 24 - 29

VLD2020-16
(See Japanese page.)
pp. 30 - 35

VLD2020-17
Energy-Efficient ECG Signals Outlier Detection Hardware Using a Sparse Robust Deep Autoencoder
Naoto Soga, Shimpei Sato, HIroki Nakahara (Tokyo Tech)
pp. 36 - 41

VLD2020-18
(See Japanese page.)
pp. 42 - 47

VLD2020-19
Analysis of Resistance Distribution in Chips with Inductive Coupling Wireless Communication Interface
Hideto Kayashima, Hideharu Amano, Tsunaaki Shidei (Keio Univ.)
pp. 48 - 53

VLD2020-20
Efficient computation of inductive invariant through flipflop selection
Fudong Wang, Masahiro Fujita (U-Tokyo)
pp. 54 - 59

VLD2020-21
R-GCN Based Function Inference for An Arithmetic Circuit
Yuichiro Fujishiro, Motoki Amagasaki, Masahiro Iida (Kumamoto Univ.), Hiroto Ito, Daisuke Ido (MITSUBISHI ELECTRIC ENGINEERING)
pp. 60 - 65

VLD2020-22
Implementation of YOLO in the AI accelerator ReNA
Toma Uemura, Yasuhiro Nakahara, Motoki Amagasaki, Masato Kiyama, Masahiro Iida (Kumamoto Univ.)
pp. 66 - 71

VLD2020-23
Quantum Circuit Design by Steiner-Gauss with Considering the Order of Qubits
Zhengtong Han, Shigeru Yamashita (Ritsumei Univ.)
pp. 72 - 77

VLD2020-24
Variable Ordering for Minimizing Power Consumption of BDD-based Optical Logic Circuits
Ryosuke Matsuo, Shin-ichi Minato (Kyoto Univ)
pp. 78 - 83

VLD2020-25
Restricted-Area and Fast Sample Preparation of a Fluid using Programmable Microfluidic Devices
Ou Suiketsu, Yamashita Shigeru (Ritsumei Univ.), Sudip Roy (Indian Institute of Technology (IIT) Roorkee), Juinn-Dar Huang (National Chiao Tung University)
pp. 84 - 89

VLD2020-26
Transformation of Mixing Graphs Considering Splitting Errors on Digital Microfluidic Biochip
Ikuru Yoshida, Shigeru Yamashita (Ritsumeikan Univ.)
pp. 90 - 94

VLD2020-27
Study on Design Guidelines for Low Power Capsule Endoscope System Using Compressed Sensing
Yuuki Harada, Daisuke Kanemoto (Osaka Univ.), Makoto Ohki (Yamanashi Univ.), Osamu Maida, Tetsuya Hirose (Osaka Univ.)
pp. 95 - 100

VLD2020-28
Column-Parallel Pipelined ADC with Ring Amplifier for High Speed and High Spatial Resolution CMOS Image Sensor
Takashi Kojima (TUS), Toshinori Otaka, Yusuke Kameda, Takayuki Hamamoto (TUS)
pp. 101 - 105

VLD2020-29
(See Japanese page.)
pp. 106 - 109

VLD2020-30
Measurement Results of Total Ionizing Dose Effect on Ring Oscillators Fabricated by a Thin-BOX FDSOI Process for Outer-space Mission
Takashi Yoshida, Jun Furuta, Kazutoshi Kobayashi (KIT)
pp. 110 - 114

VLD2020-31
On-chip power supply noise monitoring for evaluation of multi-chip board power delivery networks
Daichi Nakagawa, Kazuki Yasuda, Masaru Mashiba, Kazuki Monta, Takaaki Okidono, Takuji Miki, Makoto Nagata (Kobe Univ)
pp. 115 - 117

VLD2020-32
Evaluation of operating performance of ECDSA hardware module II
Yuya Takahashi, Takuya Matsumaru, Kazuki Monta (Kobe Univ.), Toshihiro Sato, Takaaki Okidono (ECSEC Lab), Takuji Miki, Noriyuki Miura, Makoto Nagata (Kobe Univ.)
pp. 118 - 121

VLD2020-33
Comparing RISC-V RV32I and MIPS R3000 as a model processor for education
Hideharu Amano, Kensuke Iizuka, Kohei Itoh (Keio Univ.)
pp. 122 - 126

VLD2020-34
Seat Layout Method Considering Physical Distance Using Cell Placement Methods in LSI
Yukihide Kohira (Univ. of Aizu)
pp. 127 - 131

VLD2020-35
N/A
Tomoya Wakaizumi, Kazunari Takasaki, Yuta Yachi, Tomokazu Yoshimura, Makoto Nishizawa, Masashi Tawada, Nozomu Togawa (Waseda Univ.)
pp. 132 - 137

VLD2020-36
[Keynote Address] Quality Assurances of the Fugaku Supercomputer: Function, Performance and Power
Takahide Yoshikawa (FLAB)
p. 138

VLD2020-37
Physically Unclonable Functions(PUF) curcuit using Non-Volatile Flip-Flop and security evaluation against modeling attacks
Hiroki Ishihara, Kimiyoshi Usami (Shibaura IT)
pp. 139 - 144

VLD2020-38
Energy Efficient Approximate Storing of Image Data for Non-volatile Memory
Yoshinori Ono, Kimiyoshi Usami (SIT)
pp. 145 - 150

Note: Each article is a technical report without peer review, and its polished version will be published elsewhere.


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan