IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 20 of 35  /  [Next]  
Committee Date Time Place Paper Title / Authors Abstract Paper #
HWS 2024-04-19
17:15
Tokyo
(Primary: On-site, Secondary: Online)
Supply chain security of semiconductor chips and countermeasure design technologies
Makoto Nagata (Kobe Univ.), Kazuki Monta (Secafy Co., Ltd.), Yuichi Hayashi (NAIST), Naofumi Homma (Tohoku Univ.) HWS2024-7
This report is dedicated to the threats and countermeasures of semiconductor supply chain security, regarding the authen... [more] HWS2024-7
pp.30-33
ICD 2023-04-11
13:20
Kanagawa
(Primary: On-site, Secondary: Online)
[Invited Talk] Crystalline Oxide Semiconductor-based 3D Bank Memory System for Endpoint Artificial Intelligence with Multiple Neural Networks Facilitating Context Switching and Power Gating
Yuto Yakubo, Kazuma Furutani, Kouhei Toyotaka, Haruki Katagiri, Masashi Fujita, Munehiro Kozuma, Yoshinori Ando, Yoshiyuki Kurokawa (SEL), Toru Nakura (Fukuoka Univ.), Shunpei Yamazaki (SEL) ICD2023-10
We have achieved a small-area, low-power AI chip that enables inference corresponding to multiple neural networks using ... [more] ICD2023-10
pp.18-23
HWS, ICD 2022-10-25
11:50
Shiga
(Primary: On-site, Secondary: Online)
Optical Microscopic Observation of Semiconductor Devices toward Hardware Trojan Detection
Hirofumi Sakane, Junichi Sakamoto, Shinichi Kawamura (AIST), Makoto Nagata (Kobe Univ.), Yuichi Hayashi (NAIST) HWS2022-34 ICD2022-26
In this paper we focus on detection of hardware Trojan (HT) in semiconductor devices under a scenario with following ste... [more] HWS2022-34 ICD2022-26
pp.23-28
SDM 2022-01-31
15:30
Online Online [Invited Talk] Novel Analog in-Memory Computing with < 1nA Current/Cell and 143.9 TOPS/W Enabled by Monolithic Normally-off Zn-rich CAAC-IGZO FET-on-Si CMOS Technology
Yoshiyuki Kurokawa, Haruyuki Baba, Satoru Ohshita, Toshiki Hamada, Yoshinori Ando, Ryota Hodo, Toshikazu Ono, Takashi Hirose, Hitoshi Kunitake, Tsutomu Murakawa (Semiconductor Energy Lab.), Toru Nakura (Fukuoka Univ.), Masaharu Kobayashi (Tokyo Univ.), Hiroshi Yoshida, Min-Cheng Chen (PSMC), Ming-Han Liao (National Taiwan Univ.), Shou-Zen Chang (PSMC), Shunpei Yamazaki (Semiconductor Energy Lab.) SDM2021-72
We have successfully demonstrated high-efficiency analog in-memory computing (AiMC) chips, which are monolithically fabr... [more] SDM2021-72
pp.16-19
OME, IEE-DEI 2021-03-02
10:30
Online Online A Study of Physical Cleaning Techniques for Semiconductor Devices
Yoshiyuki Seike, Tatsuo Mori (AIT) OME2020-27
Single-wafer physical wet cleaning using ultrasonic waves, sprays, and brushes is widely used in chip manufacturing. In ... [more] OME2020-27
pp.31-34
ICD, HWS [detail] 2020-10-26
14:55
Online Online Physical-Level Detection Approach against Hardware Trojans inside Semiconductor Chips (II)
Hirofumi Sakane, Shinichi Kawamura, Kentaro Imafuku, Yohei Hori, Makoto Nagata, Yuichi Hayashi, Tsutomu Matsumoto (AIST) HWS2020-35 ICD2020-24
Hardware Trojans, known to be designed and crafted with malicious intent and deployed to be part of the hardware of the ... [more] HWS2020-35 ICD2020-24
pp.59-64
HWS, ICD [detail] 2019-11-01
16:50
Osaka DNP Namba SS Bld. Physical-level detection approach against hardware Trojans inside semiconductor chips (I)
Shinichi Kawamura, Kentaro Imafuku, Hirofumi Sakane, Yohei Hori (AIST), Makoto Nagata (AIST/Kobe Univ.), Yuichi Hayashi (AIST/NAIST), Tsutomu Matsumoto (AIST/YNU) HWS2019-65 ICD2019-26
It is of great concern that malicious hardware should be inserted inside semiconductor chips and on printed circuit boar... [more] HWS2019-65 ICD2019-26
pp.47-52
OCS, LQE, OPE 2019-10-17
10:00
Kagoshima   Study of suitable optical confinement for GaInAsP membrane DR lasers
Naoki Takahashi, Weicheng Fang, Koichi Saito, Tomohiro Amemiya, Nobuhiko Nishiyama (Titech) OCS2019-28 OPE2019-66 LQE2019-44
Large Scale Integrated circuits (LSI) have realized high performance according to the scaling rule. However, recent year... [more] OCS2019-28 OPE2019-66 LQE2019-44
pp.7-10
HWS, VLD 2019-03-02
10:25
Okinawa Okinawa Ken Seinen Kaikan ASIC Chip Implementation and Evaluation of Elliptic Curve Digital Signature Algorithm
Sosuke Sato, Hiroki Yoshida, Kazuki Monta (Kobe Univ.), Takaaki Okidono (ECSEC), Takuji Miki, Noriyuki Miura, Makoto Nagata (Kobe Univ.) VLD2018-138 HWS2018-101
We have designed and fabricated application specific semiconductor integrated circuit (ASIC) chips that embody the gener... [more] VLD2018-138 HWS2018-101
pp.267-269
OPE, LQE, OCS 2018-10-18
11:25
Saga   Transmission of 8 × 32-Gbaud 16-QAM WDM Signals through an SOA-Integrated Lossless Silicon Photonics Switch
Ryotaro Konoike, Keijiro Suzuki, Takashi Inoue (AIST), Takeshi Matsumoto, Teruo Kurahashi, Ayahito Uetake, Kazumasa Takabayashi, Suguru Akiyama, Shigeaki Sekiguchi (Fujitsu Lab.), Shu Namiki, Hitoshi Kawashima, Kazuhiro Ikeda (AIST) OCS2018-32 OPE2018-68 LQE2018-57
We experimentally demonstrate 8-ch., 32-Gbaud 16-QAM WDM signals transmission through a lossless 4 × 4 silicon photonics... [more] OCS2018-32 OPE2018-68 LQE2018-57
pp.25-28
R, EMD, CPM, LQE, OPE 2017-09-01
10:40
Aomori   Temperature dependance of threshold current of membrane DFB/DR lasers using Bragg wavelength detuning
Daisuke Inoue, Kai Fukuda, Takuo Hiratani, Takahiro Tomiyasu, Tatsuya Uryu, Tomohiro Amemiya, Nobuhiko Nishiyama, Shigehisa Arai (Tokyo Inst. of Tech.) R2017-34 EMD2017-28 CPM2017-49 OPE2017-58 LQE2017-31
The performance of integrated circuits has proceeded to higher integration density and speed based on scaling law in MOS... [more] R2017-34 EMD2017-28 CPM2017-49 OPE2017-58 LQE2017-31
pp.51-54
SDM 2017-02-06
13:00
Tokyo Tokyo Univ. [Invited Talk] Huge-potential need to the memory-system for ultra-long term preservation and its issues -- Development of the WASHI in digital era --
Toshio Kobayashi (SIT) SDM2016-142
The amount of information created increases to explosion due to the great convenience and power of digital technology. ... [more] SDM2016-142
pp.17-22
LQE, OPE, EMD, R, CPM 2016-08-25
09:20
Hokkaido   Continuous-wave Operation of Ultra-short Cavity Membrane Lasers on Si Substrates
Erina Kanno, Koji Takeda, Takuro Fujii, Koichi Hasebe, Hidetaka Nishi, Tsuyoshi Yamamoto, Takaaki Kakitsuka, Shinji Matsuo (NTT) R2016-19 EMD2016-23 CPM2016-32 OPE2016-53 LQE2016-28
It is required to reduce energy consumptions of directly modulated semiconductor lasers to realize very short distance o... [more] R2016-19 EMD2016-23 CPM2016-32 OPE2016-53 LQE2016-28
pp.1-4
ED 2016-04-21
14:55
Yamagata   Fabrication of silicon chips with micro-apertures for formation of stable artificial bilayer lipid membranes
Daisuke Tadaki, Ayumi Hirano-Iwata (Tohoku Univ.), Kenichi Ishibashi (Hang-Ichi), Shun Araki, Miyu Yoshida, Kohei Arata, Takeshi Ohori, Hideaki Yamamoto, Michio Niwano (Tohoku Univ.) ED2016-2
Bilayer lipid membranes (BLMs) that cover trillions of cells in our body have features of a nanometer scale thickness an... [more] ED2016-2
pp.5-7
ICD 2015-04-17
10:50
Nagano   [Invited Talk] A 128kb 4bit/cell Nonvolatile Memory with Crystalline In-Ga-Zn Oxide FET Using Vt Cancel Write Method
Takanori Matsuzaki, Tatsuya Onuki, Shuhei Nagatsuka, Hiroki Inoue, Takahiko Ishizu, Yoshinori Ieda, Masayuki Sakakura, Tomoaki Atsumi, Yutaka Shionoiri, Kiyoshi Kato, Takashi Okuda, Yoshitaka Yamamoto (SEL), Masahiro Fujita (The Univ. of Tokyo), Jun Koyama, Shunpei Yamazaki (SEL) ICD2015-9
A 128kbit 4bit/cell memory is achieved by a nonvolatile oxide semiconductor RAM test chip with a c-axis aligned crystall... [more] ICD2015-9
pp.39-44
OPE, LQE 2014-12-19
11:05
Tokyo Kikai-Shinko-Kaikan, NTT Atsugi R&D center Optical transmission between III-V chips on Si by using photonic wire bonding
Gu Zhichen, Tomohiro Amemiya (Tokyo Tech.), Atsushi Ishikawa (RIKEN), Yuki Atsumi (AIST), Kang Junhyung, Takuo Hiratani, Yusuke Hayashi, Junichi Suzuki, Nobuhiko Nishiyama (Tokyo Tech.), Takuo Tanaka (RIKEN), Shigehisa Arai (Tokyo Tech.) OPE2014-143 LQE2014-130
In this paper, we present some design considerations and fabrication process of photonic wire bonding (PWB) based on two... [more] OPE2014-143 LQE2014-130
pp.21-26
EMD, LQE, OPE, CPM, R 2014-08-21
11:35
Hokkaido Otaru Economy Center Integrated waveguide type membrane DFB lasers by BCB bonding on Si substrate
Daisuke Inoue, Jieun Lee, Takuo Hiratani, Yuki Atsuji, Tomohiro Amemiya, Nobuhiko Nishiyama, Shigehisa Arai (Tokyo Inst. of Tech.) R2014-26 EMD2014-31 CPM2014-46 OPE2014-56 LQE2014-30
On-chip optical interconnection technology which can replace copper electrical global wiring to optical wiring is expect... [more] R2014-26 EMD2014-31 CPM2014-46 OPE2014-56 LQE2014-30
pp.17-22
EMD, LQE, OPE, CPM, R 2014-08-21
16:00
Hokkaido Otaru Economy Center Fabrication and High-Temperature Operation of InAs/GaAs Quantum Dot Lasers on Silicon by Wafer Bonding
Katsuaki Tanabe, Yasuhiko Arakawa (Univ. of Tokyo) R2014-32 EMD2014-37 CPM2014-52 OPE2014-62 LQE2014-36
We are developing high-performance on-chip light sources utilizing semiconductor quantum dots towards the realization of... [more] R2014-32 EMD2014-37 CPM2014-52 OPE2014-62 LQE2014-36
pp.51-54
ICD, SDM 2014-08-04
15:45
Hokkaido Hokkaido Univ., Multimedia Education Bldg. [Invited Talk] A 32-bit CPU with Zero Standby Power and 1.5-clock Backup/2.5-clock Restore Achieved by Utilizing a 180-nm Crystalline Oxide Semiconductor Transistor
Jun Koyama, Atsuo Isobe, Hikaru Tamura, Kiyoshi Kato, Takuro Ohmaru, Wataru Uesugi, Takahiko Ishizu, Kazuaki Ohshima, Yasutaka Suzuki, Naoaki Tsutsui, Tomoaki Atsumi, Yutaka Shionoiri, Yukio Maehashi (SEL), Masahiro Fujita (Univ. of Tokyo), Shunpei Yamazaki (SEL) SDM2014-70 ICD2014-39
A flip-flop achieving high-speed backup utilizing a Si transistor and long-term retention with zero standby power by mea... [more] SDM2014-70 ICD2014-39
pp.45-50
ICD, SDM 2014-08-05
13:05
Hokkaido Hokkaido Univ., Multimedia Education Bldg. [Invited Talk] Oxide Semiconductor-based Transistors Formed in LSI Interconnects
Hiroshi Sunamura, Naoya Furutake, Shinobu Saito, Mitsuru Narihiro, Yoshihiro Hayashi (REL) SDM2014-76 ICD2014-45
We report on the latest progress on our proposed new transistor technology called BEOL-FET, in which we form oxide-based... [more] SDM2014-76 ICD2014-45
pp.77-82
 Results 1 - 20 of 35  /  [Next]  
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan